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Abstract
Wide-bandgap devices are enjoying wider adoption across the power electronics industry for
their superior properties and the resulting opportunities for higher eﬃciency and power density.
However, various issues arise due to the faster switching speed, including switching transient
voltage overshoot, unstable oscillation, gate driving and evaluation diﬃculty, measurement
and monitoring challenge, and potential load insulation degradation. This dissertation
ﬁrst sets out to model and understand the switching transient voltage overshoots. Unique
oscillation patterns and features of the turn-on and turn-oﬀ overvoltage are discovered and
analyzed, which provides new insights into the switching transient. During the experimental
characterization, a new unstable oscillation pattern is found during the trench MOSFET’s
turn-oﬀ transient. The MOSFET channel may be falsely turned back on, resulting in
severe oscillation and possible loss of control. Time-domain and large-signal analytical
models are established, which reveals the negative impact of common-source inductances and
unconventional capacitance curve of trench MOSFET. Besides the devices themselves, another
determining part in their switching transient behavior is the gate driver. A programmable
gate driver platform is proposed to readily adapt to diﬀerent power semiconductors and
driving schemes, which can greatly facilitate the evaluation and comparison of diﬀerent
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devices and driving schemes. The faster switching speed of wide-bandgap devices also requires
more demanding measurement and monitoring solutions. A novel combinational Rogowski
coil concept is proposed, which leverages the self-integrating feature to further increase
the bandwidth. Prototypes achieved more than 300 MHz bandwidth, while keeping the
cross-sectional area less than 2.5 mm2 . Finally, the very high voltage slew rate of widebandgap devices may negatively impact the motor load insulation. Attempting to fully utilize
the higher switching frequency capability, sinewave and dv/dt ﬁlters are compared. It is
shown that sinewave ﬁlters can achieve higher eﬃciency and power density than dv/dt ﬁlters,
especially for high frequency applications.
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Chapter 1
Introduction

1.1

Semiconductor Material and Devices

Wide-bandgap semiconductor materials including silicon carbide (SiC) and gallium nitride
(GaN) demonstrate superior physical properties compared to the traditional silicon (Si)
material, as shown in Fig. 1.1 [1]. The higher breakdown ﬁeld translates into thinner junction
size for the same blocking voltage. The higher thermal conductivity leads to better thermal
dissipation and opportunities for higher operating temperature. Finally, the dielectric constant
in SiC and GaN is smaller, resulting in smaller parasitic capacitances, further translating
into faster switching speed and lower switching loss. As a result, wide-bandgap power
semiconductors are receiving wider adoption across the power electronics industry for these
unprecedented capabilities and opportunities.
Many diﬀerent power semiconductor designs have been reported and commercially available.
A few samples are shown in Fig. 1.2. SiC Schottky diodes are among the ﬁrst devices available
and have demonstrated better static and dynamic characteristics than Si PiN diodes [2].
1

Figure 1.1: Wide-bandgap semiconductor material properties comparison with Si.

Figure 1.2: Wide-bandgap power semiconductor device examples.

2

Active devices including junction-ﬁeld-eﬀect-transistors (JFET) or cascode devices have also
been demonstrated with either SiC or GaN [3]–[6]. Because of the diﬀerence in material
properties, it is also feasible to fabricate high-voltage high-current bipolar-junction-transistor
(BJT) with SiC [7]–[10]. However, because of the easy voltage-driven nature of metal-oxidesemiconductor ﬁeld-eﬀect-transistors (MOSFET), they are still the most popular choice.
High-voltage and high-current power SiC MOSFET modules or discrete device have been
reported [11]–[13]. With GaN material, enhancement-mode high-electron-mobility-transistors
(HEMT) or hetero-junction-ﬁeld-eﬀect-transistors (HFET) have also been evaluated and
applied in power electronics converters [14]–[17]. To achieve even higher blocking voltage,
SiC insulated-gate-bipolar-transistors (IGBT) have been demonstrated for medium voltage
applications [18], [19].

1.2

Background and Motivation

The superior properties of wide-bandgap semiconductors enable improvements across a
wide range of applications, including solar inverters, uninterrupted power supplies, railway
traction inverters, electric vehicle battery chargers and traction drives, induction heating and
medium- to high-voltage grid applications [20]. The general two-level three-phase voltage
source converter, as shown in Fig. 1.3, can represent the circuit topology in many of the
previous applications. The DC voltage source Vd is connected with three parallel phase-leg
branches, which is then connected to the three-phase load ZABC . The three-phase load ZABC
may come from the utility grid interface or electric machine, with or without additional ﬁlters.
The basic principle of power electronics converter mandates that the load impedance must
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be dominantly inductive to avoid excessive current in the switches S1 –S6 .
As the switching speed increases, a plethora of issues arise and numerous literature
have reported on them. The high switching speed characteristic means the devices may
be susceptible to excessive amount of overvoltage during the switching transient [21]–[23].
Even though the switching transient of MOSFETs has been extensively studied [24]–[30],
it is necessary to reexamine some of the assumptions as they may no longer hold true for
the much faster SiC MOSFETs. In [24], [25], the overvoltage during the turn-oﬀ transient
is calculated by considering the MOSFET channel as a linearly decreasing current source.
While very intuitive, the switching time information is required, and the MOSFET channel
current behavior is more complex than the assumption. In other literature [26]–[30], the
switching transient is solved in a stage-by-stage fashion, examining the equivalent circuit of
the MOSFET and diode in each stage and then solving the circuit explicitly using initial
conditions from the previous stage. The stage transitions are assumed to happen in a
ﬁxed sequence. Because the switching transient circuit is a high-order nonlinear system,
assumptions are required to obtain a closed-form solution. References [26], [28] assumes a
plateau region for the gate-source voltage. Reference [27] makes the assumption that the
drain current and its derivative are zero in some of the transition stages. When the MOSFET
is in saturation region, [29] assumes the current ﬂowing though its parasitic capacitances is
negligible. Reference [30] assumes the drain-source voltage and drain current change linearly
during the switching transient. Because the aforementioned assumptions may not always
hold true for SiC MOSFETs, attempts have been made with numerical methods to solve the
switching transient circuit. The semiconductor models are usually created by curve ﬁtting
against behavioral equations [30]–[34].
4

Figure 1.3: Simpliﬁed schematic of two-level three-phase voltage source converter and fast
switching issues discussed.
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The faster switching speed presents challenges in undesirable ringing and oscillation during
the switching transient. Besides the power loop oscillation, excessive amount of gate loop
inductance may also result in destructive gate-source overvoltage [17]. In addition to the
normal oscillations, abnormal oscillation phenomena have also been reported. An example
is the crosstalk phenomenon which happens when the synchronous device is falsely turned
on during the active device’s turn-on transient [35], [36]. The root cause is found to be the
synchronous device’s gate-drain capacitance Cgd charging its gate-source votlage Vgs above
the threshold due to high voltage slew rate in the power loop. Another type of abnormal
oscillation phenomenon is reported in [37], [38] where sustained oscillations with SiC JFET
and SiC MOSFET are observed in the turn-oﬀ transient. The phenomena were partly due to
pronounced amount of parasitic elements. Reference [39] reported a simulation phenomenon
where a SiC MOSFET channel is temporarily turned on during the turn-oﬀ transient when
the source inductance is very large. Unstable oscillation is also reported in [40] with parallel
MOSFETs in solid-state circuit breaker applications. Gallium nitride (GaN) HFETs abnormal
oscillation has also been investigated. In [5], continuous ringing is observed in short circuit
condition, and the cause is due to insuﬃcient gate resistance damping. In [41], instability
due to the GaN HFET’s unique reverse conduction behavior and common source inductance
is presented and analyzed.
With the advent of wide-bandgap semiconductors, a wide range of devices have been
reported and commercially available, including SiC junction-ﬁeld-eﬀect-transistor (JFET)
[42] and GaN heterojunction-ﬁeld-eﬀect-transistor (HFET) [43]. Current driven devices such
as SiC bipolar-junction-transistor (BJT) have also been actively investigated [8], [9], [44].
These drastically diﬀerent devices have very diverse gate/base driving requirements, in terms
6

of on-state or oﬀ-state voltage and continuous or transient gate current magnitude. Numerous
works have also been conducted on advanced gate driving strategies. As an extension to the
simplest two-level voltage source driving, three or four level driving have been demonstrated
and are capable of achieving better transient performance [10], [45]. Instead of simple turn-on
or turn-oﬀ gate resistors, more complex impedance network with series or parallel RLC
networks have also been investigated [10], [46], [47]. Current source or resonant gate drivers
are another group of driving schemes which enable the direct control of gate current during
switching transients and the recovery of gating energy for high frequency applications [48]–[51].
Unlike the voltage source drivers, the device gate is directly charged or discharged by an
inductor current, and the driving voltage is clamped with active switches or diodes. The
current source driving concept has also been utilized for SiC BJTs to eﬀectively reduce the
base driving loss [8].
In addition to the device itself and its gate driver, the measurement and monitoring
technique is also being challenged the faster switching speed of wide-bandgap devices. Several
high-bandwidth current measurement techniques are available [52]. Resistive current shunts
can achieve very high bandwidth up to several GHz but are limited to non-continuous pulse
operation due to heat dissipation [53], [54]. Current transformers can achieve up to 250
MHz measurement bandwidth but the cross-sectional area is quite large due to the magnetic
material saturation limitation [55]. The resulting extra power loop area when routing the
power loop conductor around the current transformer is therefore also large. Rogowski coils
are another widely used type of current sensor based on the Faraday’s induction law [56]. The
helix coil directly measures the derivative of the current, which is then reconstructed by a
passive or active integrating circuit [57]. The state-of-the-art commercial Rogowski coil has a
7

small circular cross-sectional area with a diameter of 3.5 mm but the measurement bandwidth
is limited to 50 MHz [58]. A Rogowski coil with up to 225 MHz bandwidth is demonstrated
in [59], but numerical integration with oscilloscope is required and the sensitivity is quite low
due to the low number of turns. Reference [60] proposed an integrated Rogowski coil for a
GaN power stage, but the measurement bandwidth is not explicitly given.
Regarding the load, the faster switching speed and resulting higher voltage slew rate
may damage the motor load insulation [61]. Numerous solutions to these issues have been
developed and evaluated over the years. The simplest solution is putting a line termination
network consisting of a simple RC ﬁlter at the motor terminal to match the cable impedance
[62]. While the wave reﬂection problem is alleviated, the voltage slew rate at the motor
terminal is still pretty high and the termination capacitor may result in excessive power
loss. An active terminator using diodes to clamp the motor terminal voltage is proposed
in [63]. Likewise, although the wave reﬂection issue is gone, the sharp voltage edge is still
present at the motor terminal. A more popular solution, the dv/dt ﬁlter has been widely
investigated [64]–[71]. Reference [64] integrates the ﬁlter inductor into the converter bus bar
and connection cable. Reference [65] put the branch of ﬁlter capacitor and resistor in parallel
with the ﬁlter inductor to reduce the power loss. Reference [66] introduces diode clamping
circuit to further limit the voltage overshoot. In addition to diode clamping, [67] put a RC
circuit in the diode clamping circuit to help with the EMI. Reference [68] proposes to connect
the middle point of the ﬁlter capacitors back to the middle point of the DC link to improve
EMI. Reference [69] integrates the common mode inductor with the dv/dt ﬁlter. Reference
[71] combines both the common mode inductor and connects the neutral point back to the
middle point of DC link. Reference [70] investigates the eﬀectiveness of using two dv/dt
8

ﬁlters in series. On the other hand, another ﬁlter solution, the sinewave ﬁlter has long been
considered more expensive, costly and lossy [72]. However, with the high switching frequency
capabilities from wide-bandgap devices, they are now being evaluated again. Reference [73]
compares the system eﬃciency of GaN HFET and Si MOSFET motor drive. Reference [74]
demonstrates a sinewave ﬁlter in GaN HFET motor drive while damping the sinewave ﬁlter
with both analog and digital ﬁlters.
Given the relatively immaturity of wide-bandgap semiconductors, there are several other
fast switching related issues. The capability to switch faster comes from the smaller semiconductor size. However, the smaller die size translates into worse temperature hike during
the short-circuit event and therefore lower tolerance against shoot-through conditions. The
traditional “desaturation” protection method has been investigated and improved to accommodate the faster switching speed [83], [84]. Using the parasitic inductance in the power
loop, the switching transient current may be reconstructed and protection action may be
triggered [85]. The gate charge characteristic has also been used for protection purpose [86].
Direct current measurement has also been utilized for protection although it is only limited
to pulse operation [79].
In order to fully utilize the semiconductor devices, the parasitic elements must be minimized
to enable the fastest possible switching speed. A number of packaging techniques have been
proposed and evaluated to the wide-bandgap semiconductors [87]–[90]. Sub-nH packaging has
been demonstrated with ﬂexible printed circuit board approach [91]. Other issues may also
arise or become worse with the wide-bandgap devices, including electromagnetic interference
and thermal management.
In summary, to limited the scope of discussion, the issues that will be focused in this
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dissertation are listed below.
1. The high switching speed characteristic means the devices may be susceptible to
excessive amount of overvoltage during the switching transient [21]–[23]. With the
faster switching transient of SiC MOSFETs, the switching transient voltage overshoot
models need reexamination in order to better utilize the devices.
2. The parasitic elements may also bring about abnormal oscillatory behaviors to the
switching transient [37], [38], [75]. The higher switching speed means semiconductor
devices are even more sensitive to the parasitic elements.
3. With the advent of wide-bandgap devices, numerous conventional and unconventional
power semiconductor devices have been available. The gate driver is a critical component
regulating the devices’ performance. In order to quickly evaluate diﬀerent semiconductor
devices and tune the switching performance, there is a need for a “universal” and
programmable gate driver [76]–[78].
4. The higher switching speed and oscillation frequency means more stringent current
sensor requirement, in terms of bandwidth and electrical footprint[53], [79], [80]. Existing
sensor technologies can not meet the requirement to continuously measure and monitor
the switching transient current.
5. The converter output voltage slew rate is greatly increased because of the faster
switching speed. However, the high slew rate may present insulation issues for motor
loads, especially those with long cables [61], [81], [82]. The dv/dt ﬁlter is typically
preferred over the sinewave ﬁlter with Si-based converters. Given SiC MOSFET’s
10

higher switching frequency capability, there may be opportunities for sinewave ﬁlters to
achieve better eﬃciency and power density.

1.3

Chapter Layout

Each chapter is devoted to one of the ﬁve listed issues. A literature review is carried out ﬁrst
and the research background is introduced. The theoretical analysis or design methodology
is then laid out before presenting the experimental demonstration and veriﬁcation. Finally,
a short summary section and some potential future work are appended at the end of each
chapter.
Chapter 2 focuses on the normal switching transient overvoltage, in both the turn-oﬀ and
turn-on transients. A hypothetical ideal switching transient is ﬁrst analyzed, and interesting
observations on the two diﬀerent overvoltage mechanisms are made. Analysis on the non-ideal
switching transient is then presented and similarities between the ideal and non-ideal cases
are noticed, which are then experimentally veriﬁed. The turn-oﬀ transient is highly sensitive
to oscillation stage transitions. The turn-oﬀ overvoltage may exhibit non-monotonic behavior,
where the overvoltage may be larger with smaller power loop inductance or slower switching
speed. The turn-on transient, on the other hand, is largely independent of the load current.
To predict the overvoltage and guide device selection and converter layout, numeric modeling
with neural-net behavioral models is carried out and it is shown the approach can accurately
model the switching transient overvoltage.
Instead of normal oscillation, Chapter 3 focuses on the abnormal oscillation during
switching transient. A novel abnormal oscillation pattern, “self-turn-on” is found when
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characterizing a trench MOSFET. The MOSFET is falsely turned on during the turn-oﬀ
transient. SPICE and large-signal models are established to understand the phenomena. The
root cause is found to be the rapid changing nonlinear capacitance curve and the common
source inductance. Especially with large-signal models, it is found that the MOSFET’s
nonlinear voltage-capacitance curve contributes directly to the instability. Although the
phenomena are observed with Si CoolMOS, the understanding can also be applied towards
SiC devices and help future semiconductor device development.
Gate drivers play an critical role governing the devices’ switching transient behavior. In
practice, however, there are various types of power semiconductors with very diﬀerent driving
requirements. There are a plethora of gate driving schemes, including voltage source and
current source driving. Chapter 4 proposes a programmable and universal gate driving
platform, which can drive most of the common power semiconductors and adapt to diﬀerent
driving schemes. The platform signiﬁcantly lowers the eﬀort to characterize diﬀerent power
semiconductors and evaluate diﬀerent driving schemes.
Another technical challenge related to the fast switching speed is the switching transient
current measurement. Existing current sensors suﬀer from either insuﬃcient measurement
bandwidth, large insertion inductance, or noncontinuous operation. A novel combinational
Rogowski coil current sensor is proposed in Chapter 5. Compared to existing Rogowski
coil sensors, it utilizes both the diﬀerentiating and self-integrating feature of a shielded coil.
Experimental prototypes demonstrate up to 300 MHz measurement bandwidth, around 5 times
higher than existing state-of-the-art. The design methodology and practical considerations
are discussed in detail. The concept here greatly enhances the capabilities of Rogowski coils,
and can serve as a great tool for online semiconductor switching transient monitoring.
12

Because of the fast switching speed, voltage source inverters suﬀer from very high output
voltage slew rate, which poses a severe threat to the motor winding insulation, especially those
connected with a long cable. Chapter 6 compares two basic ﬁlter topologies, sinewave and
dv/dt ﬁlters, to tackle the high voltage slew rate. Traditionally, dv/dt ﬁlters are favored against
sinewave ﬁlters because of the smaller physical size and lower power loss. However, because
of the much higher switching frequency capability and lower switching loss of SiC MOSFETs,
it is shown in that it is possible to achieve on-par or even better system-level performance
with the sinewave ﬁlters in SiC-based drives. The comparison and ﬁlter optimization strategy
provide an invaluable guideline for motor drive ﬁlter selections.
The last Chapter 7 summarizes the previous chapters and concludes the whole dissertation. Relevant possible future work are also pointed out.
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Chapter 2
Switching Transient Overvoltage
Modeling and Characterization

2.1

Introduction

Wide-bandgap devices oﬀer transforming opportunities for power electronics converters
towards higher power density and eﬃciency. The switching speed is much faster, but the
overvoltage stress during the switching transient is also likely more severe than the Si
counterparts. The switching transient voltage overshoot is a crucial factor in selecting device
voltage rating. Too much voltage rating margin translates into extra cost, while too little
voltage margin risks converter safety and may mandate slowing down the switching speed.
Thanks to the higher bandgap energy, SiC devices are more robust against single-eventburnout [92], [93], making it more tempting to fully utilize its voltage rating. Therefore,
the understanding and modeling of the switching transient overvoltage is essential to better
utilize the SiC devices and optimize power converters’ performance.
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Even though the switching transient of MOSFETs has been extensively studied [24]–[30],
it is necessary to reexamine some of the assumptions as they may no longer hold true for
the much faster SiC MOSFETs. In [24], [25], the overvoltage during the turn-oﬀ transient
is calculated by considering the MOSFET channel as a linearly decreasing current source.
While very intuitive, the switching time information is required, and the MOSFET channel
current behavior is more complex than the assumption. In other literature [26]–[30], the
switching transient is solved in a stage-by-stage fashion, examining the equivalent circuit of
the MOSFET and diode in each stage and then solving the circuit explicitly using initial
conditions from the previous stage. The stage transitions are assumed to happen in a
ﬁxed sequence. Because the switching transient circuit is a high-order nonlinear system,
assumptions are required to obtain a closed-form solution. References [26], [28] assumes a
plateau region for the gate-source voltage. Reference [27] makes the assumption that the
drain current and its derivative are zero in some of the transition stages. When the MOSFET
is in saturation region, [29] assumes the current ﬂowing though its parasitic capacitances is
negligible. Reference [30] assumes the drain-source voltage and drain current change linearly
during the switching transient. Because the aforementioned assumptions may not always
hold true for SiC MOSFETs, attempts have been made with numerical methods to solve the
switching transient circuit. The semiconductor models are usually created by curve ﬁtting
against behavioral equations [30]–[34].
The simpliﬁed equivalent circuit of the switching transient is shown in Fig. 2.1. Note
that in addition to the overvoltage across the MOSFET M in the turn-oﬀ transient, there is
another overvoltage mechanism, which is across the inactive switch when the active switch
is turned on. This is named “turn-on overvoltage” in this paper. In Fig. 2.1, the turn-on
15

overvoltage occurs across the diode D when the lower active MOSFET M is turned on and
the diode D is passively turned oﬀ. Similar to the turn-oﬀ overvoltage, it has been studied in
a similar stage-by-stage fashion [94], [95].
The two overvoltage mechanisms are examined here to understand their diﬀerent characteristics. Ideal analysis is presented ﬁrst to highlight the possible complex oscillation pattern
transitions during the switching transient. The ideal analysis also provides a baseline for
studying the non-ideal practical switching transient. Turn-oﬀ transients are very sensitive
to load current while turn-on transients are not. The turn-oﬀ overvoltage also may exhibit
a nonlinear relationship with the switching speed or power loop inductance. Experimental
characterization is then performed to further understand and verify the analytical result.
Finally, numerical modeling with SPICE is demonstrated which is capable of accurately
predicting the switching transient overvoltage. The SPICE model also further conﬁrms the
unconventional stage transitions for fast switching transients.

2.2

Hypothetical Ideal Switching Transient

Before analyzing the practical switching transients with more accurate MOSFET and
diode models, a hypothetical case is discussed where the MOSFET channel is considered as
an ideal switch. This means the gate driver can instantly toggle the MOSFET channel to
completely on or oﬀ, as shown in Fig. 2.2. This is of course impossible because in practice
all gate driver buﬀers have limited driving capabilities and the gate parasitic elements limit
how fast the gate-source voltage vgs can change. The diode is also assumed ideal with zero
on-state voltage drop. Nevertheless, the simpliﬁed hypothetical ideal analysis will oﬀer an
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Figure 2.1: MOSFET and diode phase-leg switching transient simpliﬁed circuit schematic.
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interesting perspective and a useful foundation for the later non-ideal switching transient
analysis.

2.2.1

Ideal turn-off transient

The junction capacitances Cj for the diode and MOSFET are assumed linear and the
same. In the turn-oﬀ transient, the MOSFET channel current is immediately shut oﬀ. The
equivalent circuit after the MOSFET channel shuts oﬀ is shown in Fig. 2.3. The DC link
voltage is denoted as Vd and the load current is denoted as IL . At the beginning of the
turn-oﬀ transient, the diode is still in blocking state and vH (t = 0) = 0 and vL (t = 0) = Vd .
The current ﬂowing through the power loop inductance is still id (t = 0) = IL . The circuit
is essentially an oscillation between the power loop inductance Ld and the two parasitic
capacitances Cj , with two excitation sources IL and Vd . The upper diode voltage vH and
lower MOSFET voltage vL can be solved by superposition,

IL
vL (t) =
2
IL
vH (t) =
2

s
s

Ld
· sin
2Cj
Ld
· sin
2Cj

s
s

2
IL
t+
t,
Ld Cj
2Cj

(2.1)

2
IL
t−
t + Vd .
Ld Cj
2Cj

(2.2)

The current ﬂowing through the parasitic inductance Ld is given by

IL IL
+
· cos
id =
2
2

s

2
t.
Ld Cj

(2.3)

Again assuming the diode is ideal, the diode starts conducting after vH drops to zero.
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Figure 2.2: Hypothetical ideal switching transient circuit model where the MOSFET channel
can be instantaneously turned on or oﬀ.

Figure 2.3: Hypothetical ideal turn-oﬀ switching transient circuit model where the MOSFET
channel is turned oﬀ instantly.
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Denoting the time when the diode starts conducting as t1 ,

IL
vH (t1 ) =
2

s

Ld
· sin
2Cj

s

2
IL
t1 −
t1 + Vd = 0.
Ld Cj
2Cj

(2.4)

Equation (2.4) is a transcendental equation, so there is no closed-form solution. However,
if further denote the phase angle associated with the oscillation as

vL (t1 ) = Vd + IL
id (t1 ) =

s

q

2
t
Ld Cj 1

= α, then

Ld
sin α,
2Cj

(2.5)

IL
(1 + cos α) ≥ 0.
2

(2.6)

After the diode starts conducting, the diode shorts the load current IL and now the circuit
oscillates between only the lower capacitance Cj and the power loop inductance Ld . The
initial conditions for this simple oscillation are given in (2.5) and (2.6). The oscillation dies
down gradually due to the resistance in the power loop. In the ideal case here where the
resistance is neglected, it is trivial to ﬁnd the lower voltage vL after t1 to be,

vL (t > t1 ) = Vd + IL

s

IL
t
Ld
+
sin α cos q
2Cj
2
Ld Cj

s

t
Ld
.
(1 + cos α) sin q
Cj
Ld Cj

(2.7)

The turn-oﬀ overvoltage in the ideal turn-oﬀ transient is found by taking the maximum
of the expression above,

vL,max

IL
= Vd +
2

s



s



Ld √
Ld 
.
· 3 + 2 cos α − cos2 α ∈ Vd , Vd + IL
Cj
Cj

The upper boundary of the turn-oﬀ voltage stress is Vd + IL
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q

Ld
.
Cj

(2.8)

This means the energy

stored in the parasitic inductor Ld at the beginning of the turn-oﬀ transient is completely
transferred into the lower parasitic capacitance. On the other hand, the lower boundary is
only Vd , meaning the maximum voltage stress on the lower device is just the DC link voltage.
This means the energy stored in the parasitic inductance Ld at the beginning of the turn-oﬀ
transient is completely dissipated in the oscillation before the diode starts conduction.
From (2.8), the turn-oﬀ overvoltage depends greatly on the phase angle α. In fact, for
α = (2k + 1)π, k ∈ N, the turn-oﬀ voltage stress is only the DC link voltage Vd . This
means the overvoltage may be minimal even for heavy load conditions. It is more evident
in a numerical example. Suppose the junction capacitance Cj = 100 pF, and the DC link
voltage Vd = 600 V, the turn-oﬀ overvoltage under diﬀerent load current IL is shown in
Fig. 2.4. The power loop inductance Ld is either 20 nH or 40 nH. The turn-oﬀ overvoltage
takes its minimum value of Vd in a somewhat periodical fashion. The overvoltage does not
increase linearly and monotonically with the load current IL . Because of the diode conduction
timing t1 determined by (2.4), higher load current sometimes ends up with lower overvoltage.
Comparing the diﬀerent power loop inductances, higher Ld does not necessarily translate into
higher overvoltage given the same load current. Due to the complex oscillation transitions,
higher power loop inductance may end up with lower overvoltage.

2.2.2

Ideal turn-on transient

On the other hand, the ideal turn-on transient is a lot simpler. It is assumed that the
MOSFET channel is turned on so fast that its parasitic capacitance is instantly discharged
to zero and vL = 0. The equivalent circuit is shown Fig. 2.5. At the moment the MOSFET
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Figure 2.4: Example relationship between the ideal turn-oﬀ transient voltage stress vL,max ,
parasitic inductance Ld and load current IL .

Figure 2.5: Hypothetical ideal turn-on switching transient equivalent circuit where the
MOSFET channel is turned on instantly.
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channel is turned on, the initial conditions are id (t = 0) = 0 and vH (t = 0) = Vd . The diode is
still in conduction state. This is essentially a shoot-through state and the parasitic inductor
Ld is linearly charged by the DC source voltage Vd ,

id (t) =

Vd
t.
Ld

(2.9)

At t = t2 , the parasitic inductor current reaches the load current id (t = t2 ) = IL , and the
diode starts blocking. The circuit oscillates between the high side parasitic capacitance Cj
and the power loop inductance Ld . The high side voltage vH can be easily found,



vH (t > t2 ) = Vd 1 − cos q

t
Ld Cj




.

(2.10)

It is trivial to see that the ideal turn-on overvoltage is independent of the load current IL .
q

The maximum voltage stress is always 2Vd and happens at t = t2 + π Ld Cj .
In summary, if the gate driver has inﬁnite driving capability and the MOSFET channel
can be instantly turned on or oﬀ, the turn-on and turn-oﬀ overvoltage exhibit very diﬀerent
behaviors. When assuming the parasitic capacitances Cj are constant, in the ideal turn-on
transient, the overvoltage is independent of the load current IL and is always 2Vd . In the
turn-oﬀ transient, the overvoltage is dependent on the load current IL but not in a simple
linear way. It greatly depends on the phase angle α or the diode conduction time t1 . The
voltage stress may be only the DC link voltage Vd . In the worst case, however, the turn-oﬀ
overvoltage can reach Vd + IL

q

Ld
Cj

and may be higher than 2Vd .
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2.3

Practical Non-ideal Switching Transient

The previous hypothetical ideal analysis assumes the MOSFET channel can be instantly
turned on or oﬀ, which is unlikely in practice. On the other hand, the actual switching
transient circuit is a high-order nonlinear system, and is diﬃcult to obtain a closed-form
solution. To focus on the possible stage transitions, the gate inductance Lg , power loop
damping resistance Rd and common source inductance Ls are omitted. The simpliﬁed
equivalent circuit is shown in Fig. 2.6. Also to facilitate the analysis, the MOSFET channel
current in the saturation region is modeled as a simple linear voltage controlled current
source,




iM = gf s vgs − Vth ,

(2.11)

where gf s is the transconductance and Vth is the threshold voltage of the MOSFET. Furthermore, the diode forward voltage drop and reverse recovery are omitted. Instead of obtaining
a solution to the overvoltage, the objective here is to use more amenable equations to provide
some qualitative understandings of the switching transients. The switching transient circuit
stage transition, i.e. the diode conduction and MOSFET stage transition, will be focused
and compared against the previous hypothetical ideal case.

2.3.1

Turn-off transient

The turn-oﬀ transient starts when the gate driver output voltage Vg drops from on-state
driving voltage Vc to the oﬀ-state driving voltage Ve . Before the gate-source voltage vgs drops
below the Miller plateau voltage Vm = Vth +

IL
,
gf s

the MOSFET remains in ohmic region and

there is no change in the power loop current or voltage. The transition can be described as a
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Figure 2.6: Simpliﬁed switching transient equivalent circuit model with MOSFET channel as
a voltage controlled current source.
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simple RC discharging process,

vgs

"

#

t
= Ve + (Vc − Ve ) exp −
.
Rg (Cgs + Cgd )

(2.12)

Once the gate-source voltage vgs drops down to the Miller plateau voltage Vm , the
MOSFET goes into saturation region. The diode is still in blocking state. Compared to
the ideal case, the MOSFET channel acts as a varying damping resistance. Nevertheless,
the power loop oscillation still happens between the upper diode capacitance Cka , the lower
MOSFET capacitance Cds and the power loop inductance Ld , as shown in Fig. 2.6. Note
that the circuit is at least still a 4th-order system, whose closed-form solution is intractable.
Following this period, the next switching transient period depends on whether the diode
voltage vka drops down to zero ﬁrst and the diode starts conduction, or the gate-source
voltage vgs drops below the threshold voltage Vth ﬁrst and the MOSFET goes into cut-oﬀ
region. Assuming the diode starts conduction before the MOSFET goes into cut-oﬀ region,
the equivalent circuit is shown in Fig. 2.7. The power loop is essentially a damped LC
resonance between the MOSFET parasitic capacitance Cds and the power loop inductance
Ld , with the MOSFET channel being the damping resistance. Afterwards, the MOSFET
then goes into cut-oﬀ region, and the system becomes a simple LC resonance between the
MOSFET parasitic capacitance Cds and the power loop inductance Ld .
However, if the MOSFET is turned oﬀ so fast and goes into cut-oﬀ region ﬁrst before the
diode starts conduction, the equivalent circuit is shown in Fig. 2.8. This in the power loop
is essentially the same circuit as in the ideal case in Fig. 2.3. The circuit is an undamped
oscillation between the diode capacitance Cka , MOSFET parasitic capacitance Cds and the
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Figure 2.7: Equivalent switching transient circuit when the diode is conducting.

Figure 2.8: Equivalent switching transient circuit when the MOSFET goes into cut-oﬀ region.

27

power loop inductance Ld . Afterwards, similarly, the diode starts conducting and the circuit
becomes a simple oscillation between the MOSFET capacitance Cds and the power loop
inductance Ld .
As a summary and comparison to the ideal turn-oﬀ transient, the oscillation patterns
during the turn-oﬀ switching transient are the same. The oscillation ﬁrst happens between
both the diode and MOSFET capacitance and the power loop inductance, with the MOSFET
channel being a varying damping resistor. If the diode starts conduction ﬁrst, the circuit
then becomes the oscillation between the MOSFET capacitance Cds and the power loop
inductance Ld , with the MOSFET channel still being a varying damping resistor. If the
MOSFET goes into cut-oﬀ region ﬁrst, the circuit then becomes almost exactly the same as
the ideal turn-oﬀ.
In conclusion, it is evident that the practical turn-oﬀ transient is governed again by the
two diﬀerent oscillation patterns, although with the varying MOSFET channel resistance
bringing more complexity. It is reasonable to infer that if the MOSFET switching speed is
fast, we could observe similar properties as in the ideal case, including non-monotonic load
current dependence and lower overvoltage with higher power loop inductance.

2.3.2

Turn-on transient

The turn-on transient starts when the gate voltage swings from the oﬀ-state voltage Ve to
the on-state voltage Vc . Like the turn-oﬀ transient, at the beginning, the gate-source voltage
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vgs is charged above the threshold voltage Vth ,

vgs

"

#

t
= Vc + (Ve − Vc ) exp −
.
Rg (Cgs + Cgd )

(2.13)

Once the gate-source voltage vgs exceeds the threshold voltage Vth , the MOSFET goes
into saturation region. Since the diode is still conducting, the equivalent circuit is the same
as in Fig. 2.7 and can be described by

Vc = vgs + Rg Cgs
Vd = Ld

!

dvgs dvgd
,
+
dt
dt

did
+ vds ,
dt


(2.14)
(2.15)



id = gf s vgs − Vth + Cds

dvds
dvgd
− Cgd
,
dt
dt

vgs = vgd + vds .

(2.16)
(2.17)

Again, it is diﬃcult to directly solve the equations, but it is possible to make some
speculations. It is trivial to that there is no load current IL term in the equations. Naturally
the solution to this stage is independent of the load current IL . This is obvious in the circuit
level since the load current is shorted by the diode at this stage. After this period, similar to
the turn-oﬀ transient, there are two possibilities, depending on whether the MOSFET goes
into ohmic region ﬁrst or the diode starts blocking ﬁrst.
Assuming the diode starts blocking ﬁrst and the MOSFET remains in saturation region,
the condition for the diode starts blocking is the power loop current id rises to the load
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current IL . Therefore, the circuit can be described by
!

dvgs dvgd
,
+
dt
dt

Vc = vgs + Rg Cgs

did
+ vka + vds ,
dt
dvka
,
IL = id − Cka
dt

(2.19)

Vd = Ld





id = gf s vgs − Vth + Cds

(2.18)

(2.20)
dvgd
dvds
− Cgd
,
dt
dt

vgs = vgd + vds .

(2.21)
(2.22)

It is possible here to further simplify the equations and make some further speculations.
Because the overvoltage across the diode is of interest here, the diode voltage vka is kept,
Ld Rg Cgs Cds Cka d4 vka
+
·
gf s
dt4
Ld Cka

!

Cds
d3 vka
+ Rg Cgd ·
+
gf s
dt3

Rg Cgs (Cka + Cds ) d2 vka
+
·
gf s
dt2
Cka + Cds
Rg Cgd +
gf s

!

·

(2.23)

IL
dvka
= Vc − Vth −
.
dt
gf s

Note (2.23) is 4th-order and it is mathematically intractable to solve. Also note that the
load current IL is only present on the right-hand side of the equation. If the transconductance
gf s is large, the right-hand side value changes little with diﬀerent load current IL , meaning
the solution to this period has little dependence on the load current IL . Take the MOSFET
C3M0065090J used in later experiments for example, its on-state driving voltage Vc = 15.0 V,
threshold voltage Vth = 2.1 V and transconductance gf s = 13.6 S. This means when the load

30

current IL changes from no load IL = 0 A to full load IL = 35 A, the right-hand side value
only changes from 12.9 V to 10.7 V. The relatively small change on the right hand side means
the change in the speciﬁc solution to this diﬀerential equation is also relatively small, while
the general solution remains the same.
On the other hand, if the MOSFET is so fast and goes into ohmic region before the
diode starts blocking, the diode is still in conduction state and equivalently a shoot-through
condition is created. Like the ideal case, the current in the power loop id rises linearly,

id = id,0 +

Vd
t,
Ld

(2.24)

where id,0 is the initial power loop current condition determined by the previous stage.
Once the current in the power loop reaches the load current id = IL , the equivalent circuit
is again a simple LC resonance between the power loop inductance Ld and the diode parasitic
capacitance Cka . The initial conditions are id = IL and vka = 0, which are identical to the
ideal turn-on case. Therefore, the solution of this stage is also the same as (2.10). The
turn-on voltage stress in this case will also be 2Vd if the diode parasitic capacitance Cka is
constant. However, typically the diode parasitic capacitance Cka is nonlinear and decrease
with bias voltage. Therefore, the turn-on maximum voltage stress in this case will be higher
than 2Vd .
In conclusion, for the non-ideal turn-on transient, similarities with the ideal case can
also be found. Especially if the gate driver is fast enough to drive the MOSFET into ohmic
region before the diode starts blocking, the overvoltage oscillation pattern is the same as
the ideal case. On the other hand, if the gate driver is not fast enough and diode starts
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blocking ﬁrst, the overvoltage is the result of a complex fourth-order system. In this case, if
the transconductance gf s is large enough, the turn-on overvoltage is also independent of the
load current IL .

2.4

Experimental Switching Transient Overvoltage

The experimental characterization setup to verify the previous analysis is shown in Fig. 2.9.
The various components and measurement probes are listed in Table 2.1. The MOSFET
and diode are soldered underneath the PCB. For turn-oﬀ overvoltage characterization, the
MOSFET is soldered as the lower device; for turn-on overvoltage, the diode is soldered as
the lower device. This is to enable measurement with the passive voltage probes. Note
the gate resistance Rg below here means the external gate resistance, while the MOSFET
C3M0065090J has an internal gate resistance Rg,int = 4.7 Ω. The experimental waveforms
are captured at room temperature. Another thing to note is that the drain current Id sensor
may have an inconsistent measurement bandwidth and is compensated as in [96].

2.4.1

Turn-off overvoltage

The turn-oﬀ overvoltage sweep with diﬀerent gate resistance Rg is shown in Fig. 2.10,
and the sweep with diﬀerent extra drain inductance Ld is shown in Fig. 2.11. The drain
inductance variation is achieved by soldering a short wire perpendicularly into the PCB.
The value of extra power loop inductance ∆Ld is determined by measuring this short wire
inductance directly. In the gate resistance Rg sweep, the extra drain inductance ∆Ld is kept
at minimal. In the drain inductance ∆Ld sweeps, the gate resistance is kept at Rg = 0 Ω.
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Figure 2.9: Switching transient overvotlage experimental characterization setup.

Table 2.1: Switching transient overvoltage experimental setup components
Item
MOSFET
Diode
Driver buﬀer
Vgs probe
Vds probe
Id sensor

Part Number
C3M0065090J
C4D20120D
IXDN609SI
TPP1000
TPP0850
SSDN-414-01
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Note
900 V/35 A, TO-263-7
1200 V/33 A, TO-247-3
9 A source/sink current
1000 MHz
800 MHz
2000 MHz∗

(a)

(b)

Figure 2.10: Experimental turn-oﬀ maximum voltage stress with diﬀerent gate resistances at
diﬀerent DC source voltage: (a) Vd = 400 V; (b) Vd = 600 V.
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(a)

(b)

Figure 2.11: Experimental turn-oﬀ maximum voltage stress with diﬀerent extra drain inductance: (a) Vd = 400 V; (b) Vd = 600 V.
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The drain-source voltage probe directly measures between the drain tab and the Kelvinsource connection. Therefore, the turn-oﬀ overvoltage measurement here minimizes the
external package inductance inﬂuence and should reﬂect the actual overvoltage across the
MOSFET. In Fig. 2.10a, it is clearly shown that the impact of load current and gate resistance
on turn-oﬀ overvoltage is nonlinear. At IL = 15 A, the overvoltage is worst when the switching
speed is the fastest Rg = 0 Ω. However, at IL = 20 A, the overvoltage is worst when the
switching speed is the slowest Rg = 10 Ω. Likewise, when Rg = 0 Ω, the overvoltage at
IL = 15 A is higher than that from IL = 20 A. Similarly, in the drain inductance sweep in
Fig. 2.11a, at 15 A load current, the largest extra power loop inductance of ∆Ld = 16.9 nH
surprisingly results in the lowest overvoltage. Although not as extreme as in the ideal case in
Fig. 2.4, the nonlinear relationship between the turn-oﬀ overvoltage and switching speed and
parasitic inductance is obvious.

2.4.2

Turn-on overvoltage

The experimental waveforms of the diode voltage and current during the MOSFET’s
turn-on transient are shown in Fig. 2.12. Note that because the diode C4D20120D is in
TO-247 package, the measurement of its voltage includes inductive voltage drop due to the
lead and packaging inductance. So the “real” voltage across the diode cathode and anode
will be higher than the captured waveforms. Still, from Fig. 2.12 the turn-on overvoltage is
almost independent of the load current. The switching transient waveforms nearly overlap
with each other under diﬀerent load current conditions. Similarly, given the same DC source
voltage Vd and gate resistance Rg , the turn-on transient overvoltage is also nearly identical.
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(a)

(b)

Figure 2.12: Experimental turn-on transient diode voltage vka and current iak waveforms: (a)
Vd = 400 V, Rg = 0 Ω; (b) Vd = 600 V, Rg = 4.7 Ω.
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Also note in Fig. 2.12a, the waveform during the oscillation looks sinusoidal but is clearly
aﬀected by the nonlinearity of the capacitance Cka .
It is also trivial to see that the turn-on overvoltage decreases with slower switching
speed, in contrast to the turn-oﬀ overvoltage. Likewise, the relationship between the turn-on
overvoltage and the extra parasitic loop inductance is shown in Fig. 2.13. The overvoltage
increases monotonically with the extra parasitic inductance.
In summary, the experimental results conﬁrms the previous ideal and non-ideal analysis
results. The turn-oﬀ overvoltage is highly nonlinear and may exhibit lower value under faster
switching speed or larger power loop inductance. The turn-on overvoltage, on the other hand,
has little dependence on the load current.

2.5

Numerical Modeling and Analysis Verification

As shown earlier, predicting the turn-on overvoltage requires solving a high-order nonlinear
system, which is more attainable with numerical solvers. This then naturally leads to the
use of SPICE simulators, which allow easy and detailed semiconductor device modeling and
faster calculation speed.

2.5.1

Semiconductor output characteristics

The ﬁrst step in modeling the switching transient behavior is obtaining an accurate device
model. Wolfspeed provides SPICE models for their devices online [97]. However, there is
a large discrepancy between the provided model for C3M0065090J and its actual output
characteristics captured on a curve tracer, as shown in Fig. 2.14. The diﬀerence is most
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Figure 2.13: Relationship between parasitic inductance and turn-on maximum voltage stress.

x

Figure 2.14: Output characteristics comparison between provided model and actual curve
tracer capture.
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severe in the low gate driving range, where Vgs is around 9.0 V. For example, at Vgs = 9.0 V
and Vds = 8.0 V, the manufacturer model predicts the drain current to be around 40 A, but
the curve tracer capture shows the drain current is only around 15 A.
To represent the actual device more truthfully, the output characteristics are modeled
directly with the curve tracer data. A trivial way to do this is using the lookup table
built in SPICE. However, in practice, it is found that convergence issues may arise due to
the “choppiness” in the lookup table. The more common way is to curve ﬁt the output
characteristics to some behavioral functions. However, the functions are usually quite
complicated and it may be tedious and time-consuming to tune the parameters. On the other
hand, artiﬁcial neural networks are widely used as a data regression tool. Given just one
hidden layer and ten neurons, the accuracy is extremely good, as shown in the comparison
between the artiﬁcial neural network model and the curve tracer data in Fig. 2.14. Note
though, due to nature of the statistical nature of neural network, it can only predict the
range of data it has been trained. Therefore, to guarantee a reasonable model in switching
transients, the experimental output characteristics data must cover the entire operating range
of the device.

2.5.2

Turn-off comparison

The simulation model in LTSpice is shown in Fig. 2.15. The gate-source capacitance Cgs
is assumed constant. The various circuit parasitic element values are shown in Table 2.2.
Also note that in addition to the MOSFET internal gate resistance Rg,int , the gate driver IC
also has internal source or sink resistance during the switching transient. In either turn-on or
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Figure 2.15: Simulation model for turn-on and turn-oﬀ transient in LTSpice.

Table 2.2: Switching transient overvoltage simulation parameters
Parameter
Gate inductance Lg
Common source inductance Ls
Power loop inductance Ld
Stray resistance Rd
Internal gate resistance Rg,int
Gate driver source resistance Rsource
Gate driver sink resistance Rsink
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Value
10 nH
0.8 nH
43 nH
200 mΩ
4.7 Ω
2.0 Ω
1.5 Ω

Figure 2.16: Turn-oﬀ transient waveform comparison between experimental resutls and SPICE
models: Vd = 600 V, Id = 25 A, Rg = 4.7 Ω.
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Figure 2.17: Simulated and experimental turn-oﬀ maximum voltage stress comparison with:
(a) Vd = 600 V and Rg = 0 Ω; (b) Vd = 600 V and Rg = 4.7 Ω.
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turn-oﬀ transient simulation, the respective source or sink resistance is added to the external
gate resistance Rg,ext . Also note that, although the SiC MOSFET C3M0065090J uses a
Kelvin source for the gate driver, a small common source inductance Ls = 0.8 nH is added in
the simulation.
The turn-oﬀ switching transient waveforms comparison between the SPICE model and
the experimental results are shown in Fig. 2.16. The switching transient waveforms are very
well replicated in the SPICE modeling. The rise and fall edge of the drain-source voltage Vds
and drain current Id match very closely with each other, which suggest the numerical model
closely represents the real circuit. The oscillation after the overvoltage peak is more severe in
the simulation, likely due to the lack of AC resistance in the SPICE simulation.
The predicted maximum voltage stress from the SPICE model and the experimental
values are compared in Fig. 2.17. The DC source voltage Vd = 600 V and the gate resistance
is 0 Ω or 4.7 Ω. Generally, the numerical model closely matches the experimental results,
showing maximum percentage error of less than 5.0%. When the load current IL is large, the
error is nearly minimal. The error is relatively larger when the load current is small. This is
probably because of the coarse gate driver model, which play a more important role in light
load conditions. The numerical model is able to recreate the nonlinear behavior between
switching speed and overvoltage. With IL being 25 A or 30 A, the overvoltage when Rg = 0 Ω
is smaller than when Rg = 4.7 Ω. Similarly, the nonlinear relationship with load current IL is
also reproduced when the switching speed is fast and Rg = 0 Ω. Therefore, the numerical
model here further conﬁrms the important role of diﬀerent oscillation pattern transition for
the turn-oﬀ transient.
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2.5.3

Turn-on comparison

The turn-on switching transient waveforms comparison between the SPICE model and the
experimental results are shown in Fig. 2.18. Again, the SPICE model outputs very similar
waveforms compared to the experimental data. Like the turn-oﬀ transient, the oscillation
after the actual switching action is more signiﬁcant in the SPICE model. Note that because
the diode in experiment uses a TO-247 package, its package lead inductance of 9.0 nH is
considered in the comparison here. The simulated Vka includes both the “real” diode voltage
and the inductive voltage across this 9.0 nH inductance. Again, the waveform comparison
conﬁrms the eﬀectiveness of the numerical model.
The overvoltage comparison between the SPICE model and the experimental values is
shown in Fig. 2.19. The numerical model is able to recreate and conﬁrm the analysis result
that the turn-on overvoltage is largely independent of the load current. When Rg = 0 Ω, the
error between experiment and simulation is similar to the turn-oﬀ case as shown in Fig. 2.17,
and the error is a lot more signiﬁcant in the light load condition. However, when Rg = 4.7 Ω,
the error between simulation and experiment is more uniform. This is likely due to the gate
driver buﬀer plays a less important role in the turn-on transient for slower switching speed.
The maximum error occurs in the light load condition with Rg = 0 Ω and is at around 12.6%.
When Rg = 4.7 Ω, the errors are all at around 7.2%.

2.6

Conclusion and Discussion

The switching transient overvoltage oscillation is discussed in this paper. Circuit analysis
focusing on the stage transition and oscillation pattern is ﬁrst developed, which provides
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Figure 2.18: Turn-on transient waveform comparison between experimental resutls and SPICE
models: Vd = 600 V, Id = 10 A, Rg = 0 Ω.
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x

Figure 2.19: Simulated and experimental turn-on maximum voltage stress comparison with:
(a) Vd = 600 V and Rg = 0 Ω; (b) Vd = 600 V and Rg = 4.7 Ω.
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qualitative understanding of the switching transient. The turn-oﬀ overvoltage becomes very
nonlinear when the switching speed is fast. Faster switching speed or heavier load current
may result in surprisingly lower turn-oﬀ overvoltage. The turn-on overvoltage, on the other
hand, is much less sensitive to the load current. These special features also provide a general
guideline in switching speed and gate driver design. The hypothetical ideal case where
the MOSFET can be instantly turned on or oﬀ can serve as an outlook for future power
semiconductor behaviors. Furthermore, the numerical modeling method with artiﬁcial neural
network oﬀers a general and easy method to modeling the nonlinear semiconductor behaviors.
For potential future work, the analysis and modeling could be extended to consider the
impact of diﬀerent junction temperatures. The diode here assumes no reverse recovery, and
the SiC MOSFET body diode reverse recovery eﬀect could be further included for more
general cases.
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Chapter 3
Self-Turn-On Phenomena and
Large-Signal Switching Transient
Stability

3.1

Introduction

The much faster switching speed of wide-bandgap semiconductors helps reduce loss and
enables higher switching frequency, but also presents challenges in undesirable ringing during
the switching transient. The drain-source voltage Vds overshoot and oscillation in normal
switching transients is characterized and analyzed in Chapter 2. Besides the power loop
oscillation, excessive amount of gate loop inductance may also result in destructive gate-source
overvoltage [17]. In addition to the normal oscillations, abnormal oscillation phenomena
have also been reported. An example is the crosstalk phenomenon which happens when
the synchronous device is falsely turned on during the active device’s turn-on transient
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[35], [36]. The root cause is found to be the synchronous device’s gate-drain capacitance
Cgd charging its gate-source votlage Vgs above the threshold due to high voltage slew rate
in the power loop. Another type of abnormal oscillation phenomenon is reported in [37],
[38] where sustained oscillations with SiC JFET and SiC MOSFET are observed in the
turn-oﬀ transient. The phenomena were partly due to pronounced amount of parasitic
elements. Reference [39] reported a simulation phenomenon where a SiC MOSFET channel
is temporarily turned on during the turn-oﬀ transient when the source inductance is very
large. Unstable oscillation is also reported in [40] with parallel MOSFETs in solid-state
circuit breaker applications. Gallium nitride (GaN) HFETs abnormal oscillation has also
been investigated. In [5], continuous ringing is observed in short circuit condition, and the
cause is due to insuﬃcient gate resistance damping. In [41], instability due to the GaN
HFET’s unique reverse conduction behavior and common source inductance is presented and
analyzed.
Although previous works are based on wide-bandgap devices, silicon MOSFETs have
been optimized to a stage where the switching transient voltage and current slew rate can be
comparable to that of wide-bandgap devices. Thanks to its more complex trench junction
structure, the parasitic capacitances of CoolMOS are greatly reduced, especially under strong
inversion. When evaluating a CoolMOS’s switching behavior, a new abnormal oscillation
phenomenon is observed. During the turn-oﬀ transient, the oscillation magnitude does not
keep decreasing but can spuriously increase. In the worst case, the oscillation is sustainable
and keeps going, as shown in Fig. 3.1. This oscillation pattern can be particularly hazardous
for power electronics converters as the switching control is completely lost. To understand
the phenomena, the same switching behavior was ﬁrst recreated in SPICE simulation. It is
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observed that after the MOSFET channel is pinched oﬀ, it is turned on again by its own
common source inductance. Therefore, the phenomenon is named “self-turn-on”.
Power semiconductor switching transient stability has been analyzed with small-signal
models in several previous works. The unstable switching due to gate-drain capacitance Cgd
feedback has been reported in [26]. Similar phenomena have been discussed with oscillator
theory in [38]. Optimizing both the gate-drain capacitance Cgd and common source inductance
Ls to mitigate the unwanted oscillation is presented in [98]. Reference [41] analyzes the
instability by constructing the loop gain function. These methods leverage the small-signal
model for analysis which requires careful selection of operating points. A large-signal analysis
approach based on the Lyapunov function for electrical networks was proposed in [99] by
Brayton and Moser. The large-signal stability can be analyzed by evaluating the properties
of a mixed potential function. To further understand the root cause of the self-turn-on
phenomenon, it is analyzed with this large-signal approach. It is shown that the mixed
potential function can eﬀectively describe the switching transient. The asymptotic stability
criterion is also an eﬀective and conservative prediction of the switching transient stability.
The root cause of the self-turn-on phenomenon is found to be not only the common source
inductance but also the unconventional voltage dependence of its parasitic capacitances.

3.2

Experimental Self-Turn-On Phenomena

The self-turn-on phenomena are observed at room temperature when characterizing a
Si MOSFET, which is 4th generation CoolMOS IXKR47N60C5 from IXYS. The simpliﬁed
experimental setup is shown in Fig. 3.2. The MOSFET has a voltage rating of 600 V and a
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Figure 3.1: Experimental waveforms showing continuous self-turn-on oscillation when testing
IXKR47N60C5 in turn-oﬀ transient with 200 V DC link, 30 A load current and 4.7 Ω gate
resistance.
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current rating of 47 A. The free-wheeling diode is a SiC Schottky diode, C4D20120D from
Wolfsped. Both devices are in TO-247 package. The gate driver IC is a high-speed gate
driver buﬀer IXDN609 from IXYS. The on-state driving voltage is 15.0 V while the oﬀ-state
is 0.0 V. The experimental hardware setup is shown in Fig. 3.3.
Fig. 3.4 shows the experimental waveforms under 200 V DC link and 25 A load current,
but with diﬀerent gate resistances. After the plateau region, the gate-source voltage Vgs starts
to exhibit signiﬁcant spikes. The drain-source voltage Vds also shows abnormal behavior
that the ringing magnitude ﬁrst increases before decreasing and settling down. The current
ﬂowing through the MOSFET Id also shows signiﬁcant amount of ringing. Comparing the
phenomena with diﬀerent gate resistances, the one with 2.0 Ω gate resistance shows the worst
oscillation.
Fig. 3.5 shows the abnormal ringing in all three measurements getting worse with higher
load current. While the ringing frequency remains the same, the magnitude is signiﬁcantly
larger at 25 A load current. In the worst case when IL = 30 A, the oscillation is continuous
and does attenuate, as shown in Fig. 3.1. However, the DC link voltage has an opposite eﬀect
on the phenomena, as shown in Fig. 3.6. When the DC link voltage is increased from 200 V
to 400 V, the self-turn-on phenomena was much less signiﬁcant.
In summary, the self-turn-on phenomena appear when the switching is relatively fast but
the worst case is not necessarily when the gate resistance is the smallest. It only appears
when the load current is high enough, and may diminish when the DC link voltage is higher.
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Figure 3.2: Simpliﬁed experimental setup circuit schematic for self-turn-on phenomena.

Figure 3.3: Experimental hardware setup for characterizing self-turn-on phenomena.
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Figure 3.4: Turn-oﬀ transients with diﬀerent gate resistances under 200 V DC link and 25 A
load current showing diﬀerent degrees of self-turn-on phenomena.
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Figure 3.5: Turn-oﬀ transients with diﬀerent load currents under 200 V dc link and 4.7 Ω
gate resistance.
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Figure 3.6: Turn-oﬀ transients with diﬀerent DC link voltages under 25 A load current and
4.7 Ω gate resistance.
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3.3

SPICE Modeling and Analysis

The unusual spikes in the gate-source voltage Vgs measurement and abnormal oscillations in
both drain-source voltage Vds and drain current Id measurements indicate that the MOSFET
is turned on spuriously during the turn-oﬀ transient. A simulation model is built in SPICE
to shed light into this undesirable switching behavior. The simulation model is shown in
Fig. 3.7. The transfer characteristics and parasitic capacitances of the MOSFET are modeled
as lookup tables with the data from the device datasheet. The internal gate resistance is not
provided in the datasheet, and it is assumed to be 1.0 Ω. The free-wheeling diode model
is provided by Wolfspeed. Reasonable assumptions are made on the parasitic inductances,
with the power loop inductance Ld = 20.0 nH, the gate inductance Lg = 10.0 nH, and the
common source inductance Ls = 4.0 nH.
The simulation result of the turn-oﬀ transient under 200 V DC link, 25 A load current with
2.0 Ω gate resistance is shown in Fig. 3.8. The simulation model successfully recreated the
experimental abnormal oscillations. As the switching transient progresses, the drain-source
voltage Vds slew rate is high, and the MOSFET channel current Ix (Channel:D) is very quickly
pinched oﬀ. Once the channel is turned oﬀ, the power loop is then a pure LC resonant
network. The voltage across the common source inductance V (s, ss) = Ls didts acts as a voltage
bias back into the gate loop and charges the gate-source voltage Vgs up. The gate-source
voltage Vgs may exceed the threshold voltage Vth and the MOSFET channel is turned on
again, represented by the huge spikes in the MOSFET channel current Ix (Channel:D) in
simulation. Likewise, the gate-drain capacitance Cgd under the high voltage slew rate acts as a
current source charging through the gate node. However, in both simulation and experiments,
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Figure 3.7: SPICE simulation and analysis model for the self-turn-on phenomena.
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Figure 3.8: SPICE simulation result under 200 V DC link and 25 A load current with 2.0 Ω
gate resistance.
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it is found that the spurious turn-on events happen after the drain-source voltage Vds exceeds
100 V. The value of gate-drain capacitance Cgd is quite small due to its voltage dependence.
More importantly, in simulation, the self-turn-on phenomena persists after removing the
gate-drain capacitance Cgd but disappears after removing the common source inductance Ls .
Therefore, in the time domain, the root cause of the phenomena is the device channel
current quickly pinched oﬀ because of the parasitic capacitance, and the gate-source voltage
Vgs charged above the threshold voltage Vth due to the common source inductance.
The MOSFET channel being turned oﬀ during the voltage rise time can be explained by
the MOSFET’s parasitic capacitance curve. Reference [26] provides an expression for the
drain-source voltage Vds during the turn-oﬀ transient, assuming the gate-source voltage Vgs
remains constant and the parasitic capacitance of the free-wheeling diode can be neglected,

dvds
IL + gf s Vth
=
,
dt
Cds + (1 + gf s Rg )Cgd

(3.1)

where IL is the load current, gf s is the MOSFET transconductance, and Vth is the MOSFET
threshold voltage. Therefore, the displacement current ﬂowing through the output capacitance
can be written as
Idisp = (IL + gf s Vth ) ·

1+

Cgd
Cds
C

1 + (1 + gf s Rg ) Cgd
ds

.

(3.2)

Note the ﬁrst term in brackets (IL +gf s Vth ) depends only on the load current and MOSFET
C

characteristics. And the second fractional term

1+ Cgd
ds

C

1+(1+gf s Rg ) Cgd

depends only on the total

ds

gate resistance Rg and MOSFET characteristics. Considering the nonlinearity of parasitic
capacitances, the fractional term is plotted in Fig. 3.9b against the drain-source voltage
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Vds . The fractional term drastically increases at around 50 V due to the unconventional
nonlinearity of the MOSFET’s parasitic capacitances. When Rg = 2.0 Ω, the maximum
displacement current when the load current IL = 25 A can be approximated

Idisp,max = (IL + gf s Vth ) · 0.48 = 98.4 A ≫ IL .

(3.3)

This means the channel is turned oﬀ during the voltage rising stage and the power loop
current Id is now only ﬂowing through the parasitic capacitances. In fact, at this point,
the assumptions for (3.2) no longer hold true. Nevertheless, this still shows the parasitic
capacitances have a signiﬁcant impact on the voltage slew rate and the displacement current.
When the fractional term is large enough, the MOSFET channel may pinch oﬀ during the
voltage rising stage.
Equation (3.2) also explains why self-turn-on phenomenon does not happen when the
gate resistance Rg is large. As shown in Fig. 3.9b, the fractional term is much smaller with
larger gate resistances. The switching transient voltage slew rate

dvds
dt

is also much slower.

Therefore, the channel does not pinch oﬀ in the voltage rising stage when the gate resistance
Rg is large.
After the MOSFET channel is pinched oﬀ if the voltage slew rate

dvds
dt

is high, the power

loop then becomes a pure LC resonant network. The response from this network is determined
by both the DC bias and its initial conditions. For higher load current IL , the initial condition
for the power loop current id is larger, which means higher slew rate for the common source
inductance current is . This explains why the phenomenon does not happen at lower load
current. Because the gate driver loses control of the channel current, the current slew rate and
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(a)

(b)

Figure 3.9: IXKR47N60C5 parasitic capacitances’ impact on voltage slew rate and displacement current: (a) parasitic capacitances versus drain-source voltage; (b) displacement current
fractional term against drain-source voltage.
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oscillation pattern after the pinch-oﬀ will be the same regardless of the gate resistance. This
can be veriﬁed by comparing the power loop current id waveforms where the gate resistance
Rg < 10 Ω in Fig. 3.4.
If omitting the gate-drain capacitance Cgd , the gate loop can be simpliﬁed as the common
source inductance Ls charging the gate-source capacitance Cgs ,

d2 vgs
dvgs
dis
− Cgs Lg 2 − Cgs Rg
+ vgs = Ls .
dt
dt
dt

(3.4)

While solving the equation can provide an analytical solution to the phenomenon, it more
straightforward to consider it from a circuit-level perspective. The moment the MOSFET
channel is pinched oﬀ, the gate-source voltage vgs drops below its threshold voltage Vth .
Because the current in the power loop id is decreasing, the common source inductance appears
as a voltage source charging the gate-source capacitance. However, the gate inductor current
ig = Cgs dvdtgs acts as countermeasure against the common source inductance, because its initial
condition at the beginning of this oscillation is still negative. When the gate resistance Rg
is small, the initial condition ig0 is large and the common source inductance Ls may not
be able to charge the gate-source capacitance Cgs above the threshold voltage Vth , and the
self-turn-on phenomenon is less severe. In fact, larger gate loop inductance Lg was found to
help mitigate the self-turn-on phenomena [47].
In summary, the self-turn-on phenomenon happens in the following sequence: parasitic
capacitances take over all the power loop current due to the high voltage slew rate, the power
and gate loop become pure LC resonant circuits. The high current slew rate in the power
loop makes the common source inductance act as a voltage source charging the gate-source
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capacitance Cgs , whose voltage Vgs may exceed the threshold voltage Vth . The MOSFET
channel is then falsely turned on. The process may happen a few times before ﬁnally settling
down, or, in the worst case, continues indeﬁnitely.

3.4

Large-Signal Switching Transient Stability

Although the previous section recreates the experimental phenomena in simulation and
the root cause is explained qualitatively, a clear stability criterion is still missing. Because
of the large-signal and nonlinear nature of the switching transients, Lyapynov theorem, or
Brayton-Moser’s mixed potential function method, is utilized here to further understand the
root cause.

3.4.1

Brayton-Moser’s mixed potential function

Lyapunov’s direct method provides a framework for analyzing the stability of nonlinear
systems, and it relies on constructing a Lyapunov function P (x) [100]. Constructing the
potential function P (x) is generally diﬃcult. Brayton-Moser’s mixed potential method is a
systematical method to construct such a function for electrical networks [99]. The mixed
potential function P (x) = P (i, v) has the unit of power and takes the following general form,
where A(i) is the terms related to the independent current vector i, B(v) is the terms related
to the independent voltage vector v, and N (i, v) is the terms related to both the current
and voltage vectors.
P (i, v) = A(i) − B(v) + N (i, v).
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(3.5)

(a)

(b)

Figure 3.10: Switching transient circuit model: (a) phase leg circuit model with parasitic
elements; (b) equivalent circuit model with coupling terms.
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The equivalent circuit of the switching transient is shown in Fig. 3.10a. During the
switching transient, the MOSFET stayed in ohmic region before the gate-source voltage vgs is
discharged below the Miller voltage Vth +

IL
.
gf s

The drain-source voltage vds only starts to rise

after the MOSFET goes into the saturation region. Therefore, the period in the ohmic region
can be neglected. The MOSFET channel current in saturation region and cut-oﬀ region can
be modeled as a voltage controlled current source,

iM (vgs ) =








0,







gf s (vgs

if vgs < Vth ,
(3.6)
− Vth ), otherwise.

The diode model here includes a forward voltage Vf = 0, a forward resistance of Rf 6= 0
and a voltage-dependent parasitic capacitance Cka . The diode current iD going through its
pn junction can be written as,

iD (vka ) =








0,

if vka > 0,





−1


−Rf vka ,

(3.7)
otherwise.

From the circuit in Fig. 3.10a, we can easily see that ig + id = is and vgs = vgd + vds .
Therefore, the independent variables of the circuit are selected to be x = [i v]T , i = [ig id ]T ,
and v = [vgs vds vka ]T . Because is and vgd are dependent variables, the remaining gate-drain
capacitance Cgd and common-source inductance Ls in Fig. 3.10a are substituted with coupling
terms to facilitate the mixed potential function formulation. The equivalent circuit with the
coupling elements is shown in Fig. 3.10b.
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The ﬁrst step to formulate the mixed potential function is to construct the current
potential for the voltage sources and current-controlled resistors, and voltage potential for the
voltage-controlled resistors and current sources [101]. The voltage potential of the MOSFET
channel in the saturation region can be represented as a pseudo-resistor [102],

1
2
GM vds
,
2

(3.8)

where GM = gf s (vgs − Vth )/vds when vgs > Vth , and GM = 0 otherwise.
The voltage potential of the diode current iD can also be represented as a pseudo-resistor,

1
2
GD vka
,
2

(3.9)

where GD = Rf−1 when vka ≤ 0, and GD = 0 otherwise.
The current or voltage potential of the other elements such as the voltage source and
capacitors in the circuit Fig. 3.10b can be easily obtained from [99]. Finally, the mixed
potential function is given by summing them together,

P = − Vg ig − Vd id − IL vka
1
1
+ Rg i2g + Rd i2d
2
2
1
1
2
2
− GD vka
− GM vds
2
2
+ vds id + vgs ig + vka id .
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(3.10)

Rewriting it in the standard form in (3.5),

1
1
A(i) = −Vg ig − Vd id + Rg i2g + Rd i2d ,
2
2
1
1
2
2
+ GD vka
,
B(v) = IL vka + GM vds
2
2
N (i, v) = vds id + vgs ig + vka id .

(3.11)
(3.12)
(3.13)

Thus, the mixed potential function or the Lyapunov function for the switching transient circuit is derived. Note the functions GM and GD are directly related to the static
characteristics of the MOSFET and diode. Although relatively simple equations are used
here to describe their characteristics, more complex ones can be easily plugged in to model
their behaviors more accurately. If using numerical computations, piece-wise-linear or more
complex regression functions can be used [22].

3.4.2

Mixed potential function and system trajectory

Given x = [i v]T , i = [ig id ]T , and v = [vgs vds vka ]T , the validity of the mixed potential
function in (3.10) can be easily veriﬁed because the mixed potential function P (x) describes
the system trajectory by satisfying the equation below [99],


−L(i)





0



0 
 dx
dx
dP

= Q(x)
=
,

dt
dx
 dt
C(v)
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(3.14)

where the inductance and capacitance matrices are given by

L(i) =



L
 g




+ Ls

Ls

Ls

Ld + Ls



C(v) =

C + C
gd
 gs



 −Cgd





Q(x) =

−L(i)





0



,



−Cgd
Cgd + Cds

0





0


0 


.



(3.15)


0 

0

Cka




,





(3.16)

(3.17)

C(v)

Note the capacitances Cgs , Cgd , Cds and Cka are typically nonlinear and voltage-dependent
for power semiconductor devices. So the capacitance matrix C(v) is voltage dependent. The
inductances Lg , Ld and Ls are due to the magnetic ﬂux of the PCB trace or semiconductor
packaging. They are usually constant and not current-dependent. Therefore, the inductance
matrix L(i) = L is considered a constant matrix.
We can immediately see that (3.14) completely describes the switching transient circuit
system. The steady-state operating point of the circuit can be trivially found by solving
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dP
dx

= 0, or

dP
= −Vg + Rg ig + vgs = 0,
dig
dP
= −Vd + Rd id + vds + vka = 0,
did
dP
= ig = 0,
dvgs
dP
= −GM vds + id = 0,
dvds
dP
= −IL − GD vka + id = 0.
dvka

(3.18)
(3.19)
(3.20)
(3.21)
(3.22)

It is trivial to see that ig = 0, id = 0, vgs = Vg , vds = Vd + IL Rf , vka = −IL Rf is the
steady state operating point of the turn-oﬀ transient.
If moving Q(x) to the right side of the equation,

dP
dx
= Q−1 (x) .
dt
dx

(3.23)

It is obvious that the gradient of every point x on the system trajectory is given by
Q−1 dP
, which means the system trajectory is directly related to the product of the gradient
dx
of the mixed potential function P (x) and the inverse of the passive element matrix Q(x).
So far, it is shown that there is a direct relationship between the mixed potential function
and the system trajectory. To help illustrate the relationship between the time-domain
system trajectory and the mixed potential function Q, time-domain simulation is performed
by solving (3.14), and the mixed potential function is plotted against time. The parasitic
elements and switching devices in the model are the same as before and listed in Table 3.1.
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Table 3.1: Self-turn-on large-signal modeling parameters
Parameter
Value
MOSFET IXKR47N60C5
Diode
C4D20120D
Lg
10.0 nH
Ld
20.0 nH
Ls
4.0 nH
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Several cases with diﬀerent load current IL and DC link voltage Vd are simulated and the
switching transient waveforms are plotted along with its mixed potential function P (x) in
Fig. 3.11. In all four cases, the gate resistance is 2.0 Ω and the DC voltage is kept at 200
V. The load current IL is varied from 5 A to 30 A. The self-turn-on phenomenon worsens
with higher load current, with the switching transient waveforms appear more oscillatory and
abnormal. Speciﬁcally, the self-turn-on phenomena become much more pronounced when the
load current is 30 A, showing the longest oscillation duration. The mixed potential function
P (x) shows similar trend where it becomes more oscillatory with higher load current. During
the turn-oﬀ transient, the mixed potential when IL = 5 A drops down to zero with very little
oscillation. Note that the oscillatory points of the mixed potential function coincide with the
channel current Ich spikes after it ﬁrst decreases to 0. Therefore, it is shown that the mixed
potential function P (x) is a direct indication of the switching transient oscillation behavior
and stability.

3.4.3

Large-signal asymptotic stability criterion

What is more interesting is whether the large-signal stability criteria can predict the
abnormal oscillation and understand its root cause. As shown in (3.14), the system trajectory
is completely described by P (x) and Q(x). This means it is potentially feasible to evaluate
a system’s stability by only evaluating P (x) and Q(x), which is the general concept of
Lyapunov’s direct method.
While [99] provides several theorems to predict the system stability, the theorems require
some strict linearity properties of the passive component matrix Q(x) or the interconnection
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Figure 3.11: Simulated turn-oﬀ switching transient waveforms with self-turn-on phenomena
and the corresponding mixed potential function with 200 V DC voltage and 2.0 Ohm gate
resistance: (a) 5 A; (b) 10 A.
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Figure 3.11: Simulated turn-oﬀ switching transient waveforms with self-turn-on phenomena
and the corresponding mixed potential function with 200 V DC voltage and 2.0 Ohm gate
resistance: (c) 15 A; (d) 20 A (cont.)
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Figure 3.11: Simulated turn-oﬀ switching transient waveforms with self-turn-on phenomena
and the corresponding mixed potential function with 200 V DC voltage and 2.0 Ohm gate
resistance: (e) 25 A; (d) 30 A (cont.)
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function N (x). A more general stability theorem is proposed in [101], where the asymptotic
stability can be then evaluated by calculating some characteristic value, the sum of inﬁmum
of the eigenvalues of some intermediate matrices µ1 + µ2 . First let


1
1
[Ai (i) + γv]T L−1 (i) L(i),
K1 (i, v) = Aii (i) +
i
2
2


1
1
K2 (i, v) = Bvv (v) +
[Bv (v) − γ T i]T C −1 (v) C(v).
v
2
2

(3.24)
(3.25)

Note the subscript here means derivative. For example, Aii (i) means the second-order
derivative of the function A(i) against the independent current vector i. Let

Kjs (x) =


1
Kj (x) + KjT (x) ,
2

(3.26)

where j = 1, 2 denote their corresponding symmetric parts. Furthermore, also deﬁne

1

1

fs (i, v) = L− 2 (i)K s (i, v)L− 2 (i),
K
1
1
1

1

fs (i, v) = C − 2 (v)K s (i, v)C − 2 (v).
K
2
2

(3.27)
(3.28)

Suppose δS (x) = {δ1 (x), δ2 (x), · · · , δm (x)} is the set of eigenvalues for a symmetric set
S(x), let µ(S) denote the inﬁmum of the eigenvalues of S(x) over all x,

µ(S) = inf{δ(x)}.
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Finally, denote

fs ),
µ1 = µ(K
1

(3.29)

fs ).
µ2 = µ(K
2

(3.30)

The suﬃcient but not necessary condition for asymptotic stability is

µ1 + µ2 ≥ δ, δ > 0,

(3.31)

and P ⋆ (x) → ∞, as |x| → ∞.
Note that asymptotic stability is a very “strong” stability requirement where all points
around the equilibrium point are drawn toward it and will reach the equilibrium point as time
goes inﬁnity. In practice, the theorem may not suﬃce even though the switching transient
appears normal. More discussions will be provided in the case studies below.

3.4.4

Switching transient stability criteria simplification

From previous standard form, the following ﬁrst order derivatives can be easily obtained.








−V + R i 
g
g g

,
Ai (i) = 




−Vd + Rd id

Bv (v) =












0
GM vds

IL + GD vka
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.





(3.32)

(3.33)

The second order derivatives can then be derived.

Aii (i) =





R
 g




0


0

Rd



Bvv (v) =

0




0





,





0 


0

0

(3.34)

GM

0

0

GD




.





(3.35)

The interconnection matrix is given by

γ=



1







0 0


.



(3.36)

0 1 1

Furthermore, because in the switching transient L(i) = L is a constant matrix, K1 (x) can
be simpliﬁed,
1
1
K1 (i, v) = Aii (i) + ([Ai (i) + γv]T )i = Aii (i).
2
2

(3.37)

On the other hand, the capacitance matrix C(v) is indeed voltage dependent. Therefore,
K2 (x) is more complex and has to be calculated numerically, which can be readily done in
numerical computation software.
However, some interesting conclusions can be drawn if assuming the capacitance matrix
C(v) is also constant. Under this assumption,

1
1
K2 (i, v) = Bvv (v) + ([Bv (v) − γ T i]T )v = Bvv (v).
2
2
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(3.38)

Therefore,

1

1

fs (i, v) = L− 2 A (i)L− 2 ,
K
ii
1
1

1

fs (i, v) = C − 2 B (v)C − 2 .
K
vv
2

(3.39)
(3.40)

fs and
Unfortunately, there is no simple expression for the eigenvalues for the matrices K
1

fs . However, if C = 0 and L = 0, we can clearly see that K
fs and K
fs are diagonal matrices
K
gd
s
2
1
2

whose elements are all non-negative. Therefore, if there is no feedback terms Cgd and Ls in

the circuit, the switching transient is always asymptotically stable. This is obviously true as
the gate loop and power loop are now decoupled and both loops are unconditionally stable.

3.5

Parametric Large-Signal Stability Study

Because of the complex numerical calculation required in the stability criteria and the
numerous circuit elements involved in the circuit, parametric analysis is employed here to
understand the eﬀectiveness of the criteria and the root cause of the unstable switching
behavior.

3.5.1

Load current and gate resistance

Fixing the common source inductance Ls = 4.0 nH and the DC voltage Vd = 200 V, the
load current IL is varied from 5 A to 30 A and the gate resistance is varied between 1.0 Ω,
2.0 Ω, 4.7 Ω and 10 Ω. The values of µ1 + µ2 across diﬀerent cases are shown in Fig. 3.12.
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Figure 3.12: Load current IL and gate resistance Rg impact on characteristic value µ1 + µ2 .
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µ1 + µ2 .
81

×109

µ1 + µ 2

−2.0

−2.5

−3.0

−3.5

10

15

20

25
30
35
40
Gate Inductance Lg (nH)

45

50

Figure 3.14: Parasitic gate inductance Lg impact on characteristic value
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Figure 3.15: Common source inductance Ls and DC voltage Vd impact of characteristic value
µ1 + µ2 with hypothetical capacitance from C3M0065090D.
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The characteristic value µ1 + µ2 decreases with the increase of load current IL , coinciding
with the experimental phenomenon where the oscillation worsens with higher load current.
In terms of gate resistance impact, the diﬀerence between 1.0 Ω, 2.0 Ω and 4.7 Ω is seemingly
small, with either one of them showing lowest value at diﬀerent load current condition. This
is also in agreement with the experimental observation that the worst oscillation does not
necessarily happen with the smallest gate resistance. Note that even with Rg = 10.0 Ω, the
characteristic value µ1 + µ2 is still negative, although much larger than the values at other
gate resistances. This indicates that the asymptotic stability criterion is not satisﬁed.

3.5.2

Common source inductance and DC voltage

Fixing the load current IL = 20 A and the gate resistance Rg = 2.0 Ω, the common
source inductance Ls is varied from close to 0.1 nH to 4.0 nH, while the DC voltage is varied
between 200 V and 400 V. The values of µ1 + µ2 are again shown in Fig. 3.13.
The characteristic value µ1 + µ2 decreases with the increase of common source inductance
Ls . This is within the expectation because previous SPICE simulation has shown the common
source inductance is the critical feedback element for the oscillatory phenomenon. The value
is also signiﬁcantly larger at higher DC voltage Vd when the common source inductance Ls is
large. This is also in accordance with the experimental results. Note that even when the
common source inductance is close to 0, the characteristic value µ1 + µ2 is still negative.
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3.5.3

Parasitic gate inductance

So far, the characteristic value is shown to indicate the severity of the self-turn-on
phenomena. Therefore, it is also possible to facilitate the gate driver or circuit layout to
mitigate the adverse eﬀects. The gate resistance is kept at 2.0 Ω, the DC voltage 200 V and
the load current 20 A. The sweep of characteristic value under diﬀerent gate inductance Lg
is shown in Fig. 3.14. As the gate inductance Lg increases, the characteristic value µ1 + µ2
also increases, alluding to less likelihood of instability. This is in agreement with [47] which
has shown that the self-turn-on phenomena can be alleviated by increasing the gate loop
inductance.

3.5.4

Parasitic capacitance voltage dependence

Note that in all previous cases, the characteristic value µ1 + µ2 remains negative, even
when the common source inductance is close to 0. At this point, the self-turn-on phenomenon
is nearly nonexistent, but the asymptotic stability criterion is still not met. This suggests
that there are other factors involved in the switching transient stability. When calculating
K2 (i, v), the term ([Bv (v) − γ T i]T C −1 (v))v involves calculating the derivative of C −1 (v).
This means the voltage dependence characteristics of the device parasitic capacitances also
impact the large-signal stability.
To verify this observation, the IXKR47N60C5’s parasitic capacitances are substituted
with the capacitances from C3M0065090D, a 900 V 36 A SiC MOSFET from Wolfspeed.
Other parameters including the parasitic inductances and static characteristics remain the
same. The parasitic capacitance comparison is shown in Fig. 3.16. Because of the superior
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Figure 3.16: Parasitic capacitance voltage dependence comparison between IXKR47N60C5
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properties of the SiC material, although the voltage and current rating of these two devices
are similar, the SiC device shows even lower parasitic capacitance values.
The lower parasitic capacitance should lead to even faster switching transient voltage and
current slew rate. However, as shown in Fig. 3.15, the characteristic value µ1 + µ2 remains
positive for smaller common source inductances and only goes negative when Ls ≥ 3.0 nH.
This means the switching transient is asymptotically stable with the hypothetical capacitance
from C3M0065090D. Therefore, the parasitic capacitance does indeed aﬀect the characteristic
value and the asymptotic stability.
As a summary, the characteristic value µ1 + µ2 can serve as an indication of the severity
of abnormal oscillation during the switching transient. When it is positive, it is certain that
the switching transient will be stable. However, when it is negative, the switching transient
may not be completely oscillatory but the risk of abnormal ringing is high. The root cause of
self-turn-on phenomenon is not only the common source inductance but also includes the
unconventional voltage dependence of the parasitic capacitances. Considering the circuit
model, the capacitance voltage dependence characteristics mean that as the drain-source
voltage Vds traverses through the rapid changing region, the channel current is dumped into
the parasitic capacitances. This acts as an excitation source to the LC resonance. This is
reﬂected in the characteristic value calculation that it involves the voltage derivative of the
parasitic capacitances.
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3.6

Conclusion and Discussion

The abnormal turn-oﬀ transient oscillation phenomenon, self-turn-on, is observed in
experiments. The trench MOSFET channel is spuriously turned on, resulting in severe
oscillation the voltage and current waveforms. In the worst case, the oscillation is sustainable
and the control over the power semiconductor is completely lost. To understand the behavior
and ﬁnd its root cause, the phenomenon is ﬁrst recreated in SPICE simulation. The
high voltage and current slew rate during the switching transient results in the common
source inductance charging up the gate-source capacitance. To better quantitatively predict
and understand the phenomenon, large-signal based analysis with Brayton-Moser’s mixed
potential function is applied. The common source inductance and the unconventional voltage
dependence of the device’s parasitic capacitances contribute to the phenomenon. The
asymptotic stability criterion is also found to be conservative and the characteristic value
directly indicates the severity of the self-turn-on phenomenon. The analysis method also
provides insightful suggestions on mitigation of the phenomenon.
The work here can be further improved by reﬁning the asymptotic criterion. It is
shown that the characteristic value may be negative while there may be negligible selfturn-on phenomena during the switching transient. Although the characteristic value helps
understand the root cause, it is a reasonable concern that the criterion may be too stringent
and unnecessary. A deeper understanding on the scope and sensitivity of the characteristic
value range can provide deeper insight into the unstable switching transient.
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Chapter 4
Programmable Gate Driver Platform

4.1

Introduction

Power semiconductor devices make up the heart of power electronics converters. As
demonstrated in previous chapters, gate driver is the key component controlling the switching
action and regulating the switching transient behavior. However, diﬀerent devices may have
drastically diﬀerent gate driving requirements. Devices with metal-oxide-semiconductor
(MOS) gate, such as silicon (Si) IGBT and MOSFET, are the most common devices today
because of their easy voltage-driven characteristics. Since the advent of wide-bandgap
semiconductor materials such as silicon carbide (SiC) and gallium nitride (GaN), several
MOS-like devices have been reported and commercially available, including SiC junctionﬁeld-eﬀect-transistor (JFET) [42] and GaN heterojunction-ﬁeld-eﬀect-transistor (HFET) [43].
Current driven devices such as SiC bipolar-junction-transistor (BJT) have also been actively
investigated [8], [9], [44]. These drastically diﬀerent devices have very diverse gate/base
driving requirements, in terms of on-state or oﬀ-state voltage and continuous or transient
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gate current magnitude. For example, SiC MOSFETs may require up to +20.0 V for on-state
gate voltage while GaN HFETs may require only +6.0 V. Si IGBTs can often tolerate down
to −20.0 V turn-oﬀ voltage but SiC MOSFETs are susceptible to gate breakdown with such
low negative turn-oﬀ voltage. In terms of continuous gate current amplitude, MOSFETs and
HFETs require little continuous gate current during on-state, but SiC BJTs may require up
to a few amperes of continuous gate current to keep the device on.
Numerous works have also been conducted on advanced gate driving strategies. As an
extension to the simplest two-level voltage source driving, three or four level driving have been
demonstrated and are capable of achieving better transient performance [10], [45]. Instead of
simple turn-on or turn-oﬀ gate resistors, more complex impedance network with series or
parallel RLC networks have also been investigated [10], [46], [47]. Current source or resonant
gate drivers are another group of driving schemes which enable the direct control of gate
current during switching transients and the recovery of gating energy for high frequency
applications [48]–[51]. Unlike the voltage source drivers, the device gate is directly charged or
discharged by an inductor current, and the driving voltage is clamped with active switches or
diodes. The current source driving concept has also been utilized for SiC BJTs to eﬀectively
reduce the base driving loss [8].
Active digital gate drivers have been proposed to ﬁne tune the switching speed online to
tackle the switching transient oscillation and EMI issues for either GaN HFET or Si IGBT
[76], [77]. The driving impedance of the gate driver is adjusted dynamically by turning on or
oﬀ the buﬀer circuits and is precisely controlled over the switching transient. This approach
requires dedicated integrated circuit designs and may be diﬃcult to translate into commercial
oﬀ-the-shelf components.
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A programmable driver platform is proposed here and is capable of driving all previous
common power semiconductor devices, including Si IGBT, SiC MOSFET, SiC BJT and
GaN HFET, with either voltage or current source driving schemes. The platform allows its
user to easily adjust the gate driving performance for characterizing the devices dynamic
performance. The platform can also be repurposed as a design tool for users to easily drive
power semiconductor devices and optimize the gate drive design. The optimized driving
schemes can then be translated into commercial components for the ﬁnal design and mass
production.

4.2
4.2.1

Programmable Driver Platform
Gate voltage and transient current requirement

The on-state and oﬀ-state driving voltage and the transient gate current of MOSFET and
MOSFET-like devices directly determine the buﬀer voltage and current ratings. Common
semiconductor devices, including Si and SiC MOSFET, GaN HFET, from various manufacturers are surveyed and listed in Table 4.1. For a MOSFET or MOSFET-like device,
assuming the gate loop can be represented by a simple RLC circuit, the maximum transient
gate current during the switching transient is given by

ig,max

√
1 ζ2 − 1 + 1
Ciss
·
= (Vc − Ve )
,
1+ √ζ
Lg  √ 2
2
2
2 ζ 2 −1
2ζ ζ − 1 + 2ζ − 1
s

where Vc and Ve are the turn-on and turn-oﬀ gate driving voltage, ζ =

Rg
2

q

Ciss
Lg

(4.1)

is the damping

factor of the gate loop. Therefore, considering both the internal gate resistance Rg,int and
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the gate loop inductance, the maximum transient gate current for the devices surveyed here
can be found to around 8.5 A.
In terms of the on-and oﬀ-state driving voltage, the minimum of the devices surveyed is
−5 V while the maximum is 20 V. Leaving suﬃcient margin for both the voltage and current
requirements, the switching devices in the programmable gate driver here are selected to
be EPC2110 from EPC, which is a common-source-conﬁguration bidirectional switch [103].
The voltage rating of EPC2110 is 120 V, and the continuous current rating at 25◦ C is 3.4
A, which is more than suﬃcient to drive the devices listed in Table 4.1. In fact, during the
switching transient, the switches can be regarded as ideal as their on-state resistance is small
(80 mΩ typical value).
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Table 4.1: Power semiconductor device survey for gate driving
Part No.

Vr (V) Ir (A) Cgs (nF) Vc (V) Ve (V) Lg (nH) Rg (Ω)

E3M0280090D

900

11.5

0.15

15

-4

15.7

26

E3M0120090D

900

23

0.35

15

-4

15.7

16

E3M0065090D

900

35

0.66

15

-4

15.7

4.7

C3M0075120K

1200

30

1.35

15

-4

18

10.5

C3M0120100K

1000

22

0.35

15

-4

23

16

C3M0065100J

1000

35

0.66

15

-4

14

4.7

C3M0120100J

1000

22

0.35

15

-4

14

16

C3M0075120J

1200

30

1.35

15

-4

14

10.5

C3M0030090K

900

63

1.75

15

-4

18

3

C2M0045170P

1700

72

3.67

20

-5

18

1.3

C2M0080170P

1700

40

2.25

20

-5

21

2

C3M0065100K

1000

35

0.66

15

-4

15

4.7

C2M0045170D

1700

72

3.67

20

-5

25

1.3

C2M0025120D

1200

90

2.79

20

-5

25

1.1

C2M0040120D

1200

60

1.89

20

-5

25

1.8

C2M0080120D

1200

36

0.95

20

-5

24

4.6

C2M0160120D

1200

19

0.53

20

-5

24

6.5

C2M0280120D

1200

10

0.26

20

-5

24

11.4

C2M1000170D

1700

5

0.2

20

-5

24

24.8

C3M0065090D

900

36

0.66

15

-4

12

4.7
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Table 4.1: continued
Part No.

Vr (V) Ir (A) Cgs (nF) Vc (V) Ve (V) Lg (nH) Rg (Ω)

C2M1000170J

1700

5.3

0.2

20

-5

14.5

24.8

C3M0120090D

900

23

0.36

15

-4

19

16

C3M0280090D

900

11.5

0.15

15

-4

19

26

C3M0120090J

900

22

0.35

15

-4

14.5

16

C3M0280090J

900

11.5

0.15

15

-4

13.5

26

C3M0065090J

900

11.5

0.66

15

-4

13.4

4.7

SCT10N120

1200

12

0.29

20

-5

6

8

SCT20N120

1200

20

0.65

20

-2

6

7

SCT30N120

1200

45

1.7

20

-2

6

5

SCT50N120

1200

65

1.9

20

-5

6

1.9

SCTH90N65G2V-7

650

90

3.3

18

-5

6

1

SCTW90N65G2V

650

90

3.3

18

-5

6

1

SCTWA50N120

1200

65

1.9

20

-5

6

1.9

SCTW100N65G2AG

650

100

3.6

20

0

6

1.5

SCT3105KL

1200

24

0.574

18

0

10

13

SCT2080KE

1200

40

2.08

18

0

10

6.3

SCT2160KE

1200

22

1.2

18

0

10

13.7

SCT2120AF

650

29

1.2

18

0

10

13.8

SCT2160KE

1200

22

1.2

18

0

10

13.7

SCT2280KE

1200

14

0.67

18

0

10

17
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Table 4.1: continued
Part No.

Vr (V) Ir (A) Cgs (nF) Vc (V) Ve (V) Lg (nH) Rg (Ω)

SCT2450KE

1200

10

0.46

18

0

10

25

SCT2750NY

1700

6

0.28

18

0

10

49

SCT2H12NY

1700

4

0.18

18

0

10

64

SCT2H12NZ

1700

3.7

0.18

18

0

10

64

SCT3017AL

1700

118

2.88

18

0

10

4

SCT3022AL

1700

93

2.21

18

0

10

5

SCT3022KL

1200

95

2.88

18

0

10

4

SCT3030AL

650

70

1.53

18

0

10

7

SCT3030KL

1200

72

2.22

18

0

10

5

SCT3040KL

1200

55

1.34

18

0

10

7

SCT3060AL

650

39

0.85

18

0

10

12

SCT3080AL

650

30

0.57

18

0

10

13

SCT3080KL

1200

31

0.79

18

0

10

12

SCT3120AL

650

21

0.46

18

0

10

18

SCT3160KL

1200

17

0.4

18

0

10

18

LSIC1MO120E0080

1200

25

1.82

20

-5

10

1

LSIC1MO120E0120

1200

18

1.12

20

-5

10

0.85

LSIC1MO120E0160

1200

14

0.87

20

-5

10

0.95

LSIC1MO170E1000

1700

3.5

0.2

20

-5

10

5.8

UJ3C065080K3S

650

31

1.5

12

0

6

4.5
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Table 4.1: continued
Part No.

Vr (V) Ir (A) Cgs (nF) Vc (V) Ve (V) Lg (nH) Rg (Ω)

UJ3C065030K3S

650

85

1.5

12

0

6

4.5

UJ3C065080B3

650

25

1.5

12

0

6

4.5

UJ3C065030B3

650

66

1.5

12

0

6

4.5

UJ3C065080T3S

650

31

1.5

12

0

6

4.5

UJ3C065030T3S

650

85

1.5

12

0

6

4.5

UJC06505K

650

36.5

1.5

12

0

6

4.5

UF3C065030K4S

650

85

1.5

12

0

6

4.5

UF3C065080K4S

650

31

1.5

12

0

6

4.5

UJ3C120080K3S

1200

33

1.5

12

0

6

4.5

UJ3C120040K3S

1200

65

1.5

12

0

6

4.5

UJC1206K

1200

38

2.2

12

0

6

1.1

UJC1210K

1200

21.5

2.2

12

0

6

1.1

UF3C120040K4S

1200

65

1.5

12

0

6

4.5

UF3C120080K4S

1200

33

1.5

12

0

6

4.5

UJ3C120150K3S

1200

18.4

0.74

15

-5

6

4.6

GS66502B

650

7.5

0.065

6

0

0

2.3

GS99504B

650

15

0.13

6

0

0

1.36

GS66506T

650

22.5

0.195

6

0

0

1.1

GS66508B

650

30

0.26

6

0

0

1.13

GS66508P

650

30

0.26

6

0

0

1.13
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Table 4.1: continued
Part No.

Vr (V) Ir (A) Cgs (nF) Vc (V) Ve (V) Lg (nH) Rg (Ω)

GS66508T

650

30

0.26

6

0

0

1.13

GS66516B

650

60

0.52

6

0

0

0.34

GS66516T

650

60

0.52

6

0

0

0.34

GS61004B

100

45

0.295

6

0

0

0.92

GS61008P

100

90

0.59

6

0

0

0.77

GS61008T

100

90

0.59

6

0

0

0.77

EPC2040

15

3.4

0.086

5

0

0

0.5

EPC2023

30

90

2.15

5

0

0

0.3

EPC8004

40

4

0.045

5

0

0

0.34

EPC2014C

40

10

0.22

5

0

0

0.4

EPC2049

40

16

0.67

5

0

0

0.6

EPC2015C

40

53

0.98

5

0

0

0.3

EPC2030

40

48

1.96

5

0

0

0.4

EPC2024

40

90

1.92

5

0

0

0.3

EPC2035

60

1.7

0.095

5

0

0

0.5

EPC2031

60

48

1.64

5

0

0

0.4

EPC2020

60

90

1.78

5

0

0

0.3

EPC8002

65

2

0.02

5

0

0

0.3

EPC8009

65

4

0.045

5

0

0

0.3

EPC2039

80

6.8

0.21

5

0

0

0.5
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Table 4.1: continued
Part No.

Vr (V) Ir (A) Cgs (nF) Vc (V) Ve (V) Lg (nH) Rg (Ω)

EPC2029

80

48

1.41

5

0

0

0.4

EPC2021

80

90

1.65

5

0

0

0.3

EPC2037

100

1.7

0.014

5

0

0

0.5

EPC8010

100

4

0.043

5

0

0

0.3

EPC2036

100

1.7

0.075

5

0

0

0.6

EPC2007C

100

6

0.17

5

0

0

0.4

EPC2016C

100

18

0.36

5

0

0

0.4

EPC2045

100

16

0.57

5

0

0

0.6

EPC2001C

100

36

0.77

5

0

0

0.3

EPC2032C

100

48

1.27

5

0

0

0.4

EPC2022

100

90

1.4

5

0

0

0.3

EPC2033

150

48

1.16

5

0

0

0.5

EPC2012C

200

5

0.1

5

0

0

0.6

EPC2019

200

8.5

0.2

5

0

0

0.4

EPC2046

200

6

0.285

5

0

0

0.4

EPC2010C

200

22

0.38

5

0

0

0.4

EPC2034

200

48

0.95

5

0

0

0.5

EPC2047

200

32

0.875

5

0

0

0.5

EPC2050

350

6.3

0.42

5

0

0

0.4

IPx65R280C6

650

13.8

0.95

13

0

10

12.5

97

Table 4.1: continued
Part No.

Vr (V) Ir (A) Cgs (nF) Vc (V) Ve (V) Lg (nH) Rg (Ω)

IPAW60R380CE

600

15

0.7

13

0

10

7.5

IPB60R040C7

600

73

4.37

13

0

10

0.77

IPB65R045C7

650

46

4.34

13

0

10

0.85

IPW60R017C7

600

109

9.89

13

0

10

0.45

IPW60R018CFD7

600

101

9.9

10

0

10

2.7
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4.2.2

Voltage source driving configuration

The simpliﬁed schematic of the programmable driver platform is shown in Fig. 4.1. There
are six branches in total, and each branch is made of a voltage source, a bi-directional switch
and an impedance network. In particular, the #3 and #6 branches’ voltage sources are
ground or 0 V. In the voltage source driving conﬁguration shown in Fig. 4.1a, there are
three branches connected to the gate and source node, respectively. As an example, if S2
and S5 are turned on, the steady-state voltage across the gate-source capacitance Cgs will
be (V2+ − V2− ). By selecting diﬀerent switches from S1 , S2 , S3 or from S4 , S5 , S6 , a total of
distinctive 3 × 3 = 9 voltages can be achieved. Similarly, if four branches are connected to the
gate node, and two remaining branches are connected to the source node, a total of 4 × 2 = 8
voltage levels can be achieved.
The possibility of many voltage levels and the potential shoot-through of voltage source
driving structure means the switching timing of S1 to S6 must be well controlled. The voltage
sources must be variable in a relatively large range to allow driving diﬀerent devices. They
also should have suﬃcient continuous current capability for current driven devices such as SiC
BJT. More implementation details on the timing and voltage source control will be provided
in a later section.

4.2.3

Current source driving configuration

The programmable driver conﬁgured as current source driver is shown in Fig. 4.1b. Four
branches #1–#4 are used to control the gate inductor Lg and to direct the inductor current
to charge and discharge the gate-source capacitance Cgs . The resistors R1 and R3 help limit
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(a)

(b)

Figure 4.1: Simpliﬁed schematic of the programmable driver platform: (a) multi-level voltage
source driving; (b) current source driving.
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the inductor current. By only switching S1 or S3 , the conﬁguration here also provides simple
voltage driving capability if the current driving scheme is not needed for either turn-on or
turn-oﬀ transient. Finally, the other two branches #5 and #6 are connected directly to the
source node without any impedance networks. The turn-oﬀ clamping voltage can be zero or
negative by turning on S5 or S6 .
Take the turn-on transient as an example, the typical current driving waveforms are
shown in Fig. 4.2. S3 and S6 are in on-state prior to the switching action, and the gate-source
voltage vgs is clamped at 0 V. The inductor Lg is ﬁrst charged by turning on S2 , and the
voltage source V2+ starts charging the inductor current ig . As ig reaches desired current level
Ion , S3 is turned oﬀ and the inductor current is directed to charge the gate-source capacitance
Cgs . Neglecting R3 , the time duration t1 of Lg being charged by V2+ is,

t1 =

Lg · Ion
.
V2+

(4.2)

The voltage across Lg during t2 when it is charging the gate-source capacitance is given by
V2+ − vgs . Because the total gate charge Qg supplied during t2 may be diﬀerent for diﬀerent
device operating points, the time duration t2 is usually diﬃcult to determine without detailed
semiconductor device model. As the gate-source voltage vgs reaches desired on-state voltage
level, S1 is turned on and vgs is clamped at V1+ . In the meantime, S2 is turned oﬀ and S4 is
turned on simultaneously to discharge the inductor current ig back to 0. The voltage across
the inductor is −(V1+ − V1− ). Neglecting R1 , the time duration of t3 of Lg being discharged
is given by,
t3 =

′
Lg · Ion
.
V1+ − V1−
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(4.3)

Finally, as the current in Lg discharges back to 0, S4 is turned oﬀ and the turn-on transient
ﬁnishes. As for the current source turn-oﬀ transient, it is eﬀectively the reverse of the turn-on
transient and similar analysis can be applied. Therefore, the programmable driver platform
is ﬂexible to emulate current source driving.

4.2.4

Implementation and control interface

The programmable driver platform can emulate both voltage source and current source
driving schemes. Replacing the resistors in the voltage source driving conﬁguration, the
platform can also emulate various kinds of more complex impedance driving conﬁgurations.
A high clock speed controller can help enable precise tuning of the switching action of S1
to S6 to achieve ﬁner control of the switching transient and avoid potential shoot-through
state. In the case of voltage driving in Fig. 4.1a, the variation in the duration of diﬀerent
voltage levels can help investigate the best driving voltage waveform. In the case of current
driving in Fig. 4.1b, ﬁner timing scale can optimize the gate current level while avoiding
over-charging the inductor current ig and the gate-source voltage vgs . To enable maximum
amount of ﬂexibility in driving voltage, the voltage sources should be also variable.
The overall system implementation architecture is shown in Fig. 4.3. A graphical interface
on a PC sends the various commands through UART to the FPGA, including setting the
voltage sources and the switching timing for each switch S1 to S6 . A custom high level data
link control (HDLC) protocol is implemented on top of UART to decipher commands from
the PC to the FPGA. The switching control implementation with FPGA is shown in Fig. 4.4.
For switch Si where i ∈ {1, 2, 3, 4, 5, 6}, the initial condition in the idle state can be set
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Figure 4.2: Example current source driving waveforms with programmable driver platform.

Figure 4.3: Programmable driver platform control architecture.
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Figure 4.4: Switching timing counter implementation with FPGA.
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independently. After the trigger signal from the PC is received, the 100 MHz counter clock
starts ﬁrst. During this “low speed init” stage, the switches can take a predeﬁned position
diﬀerent from the idle condition. This allows setting a very long ﬁrst pulse for double pulse
test. After the 100 MHz clock reaches a designated counter value, the 300 MHz counter
and the “high speed switching” starts. During this stage, whenever the high speed counter
value equals to a pre-programmed counter value Cij , Si is toggled. As a simple example,
if after the low speed init stage, S3 and S6 are in on-state and the others are in oﬀ-state,
the output voltage is 0 V. If S1 and S3 have the same predeﬁned counter value C11 = C31 ,
they are toggled at the same time, and the output voltage is changed to V1+ . Typically,
at least two cycle is inserted between the switching actions to avoid shoot-through. The
implementation here allows up to eight 14 bits counter values which means the maximum
number of switching actions is eight and the maximum duration of deﬁnable switching actions
is (214 − 1)/300 MHz = 54.6 µs. This provides suﬃcient timing length and resolution for
typical double pulse test.
The voltage source control is achieved with digital potentiometers in the feedback loop
of either switch-mode power supplies (Buck-Boost converter) or linear voltage regulators.
The FPGA talks to the digital potentiometer through serial peripheral interface (SPI). The
digital potentiometers are 10-bit, which enables up to 1024 diﬀerent voltage levels for the
power supplies. Finally, the hardware setup when two programmable drivers are connected
to a GaN HFET phase-leg is shown in Fig. 4.5. The connection between the branches and
the switching power stage is achieved with catellated vias at the printed circuit board edge,
as shown in Fig. 4.6. The direct board-to-board connection helps reduce the overall gate loop
inductance.
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Figure 4.5: Programmable driver platform hardware setup with GaN HFETs.

Figure 4.6: Castellated vias connection between programmable driver and switching power
stage.
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Also note that the implementation here can be reproduced with cheaper oﬀ-the-shelf
components once the driving scheme design is ﬁnished and the optimal driving strategy is
found. The switches can be replaced with common gate driving buﬀer ICs while the timing
can be achieved with FPGA, DSP, or even simple RC delay circuits.

4.3

Experimental Demonstration

As a demonstration of the ﬂexibility oﬀered by the programmable driver platform, several
semiconductor devices are showcased here, including Si IGBT, SiC MOSFET, SiC BJT and
GaN HFET.

4.3.1

Multi-level voltage driving with Si IGBT

A Si IGBT is driven with the programmable driver platform to demonstrate the basic
two levels as well as the multi-level voltage driving capability. The basic timing control is
also shown. The device used is the 1700 V 42 A IXBH42N170 from IXYS. The device is
connected as in Fig. 4.1a. The voltage source driving waveforms are shown in Fig. 4.7.
In the multi-level voltage driving case, V1+ = 20 V, V1− = 10 V, V1− = 8 V, V2− = 3 V. The
~ = {0, 0, 1, 0, 0, 1}. When S3 and S6 are turned on, the
initial conditions for the switches are S
voltage across the gate-emitter terminal is 0 V. At t = 0, the PC sent the switching trigger
signal to the FPGA, and the high resolution counter starts. During the turn-on transient
of the IGBT, S2 and S3 are ﬁrst toggled together to apply V2+ = 10 V at the gate-emitter
terminal. After 150 clock cycles or 0.495 µs, S1 and S2 are then toggled together to output
V1+ = 20 V. After another 150 clock cycles, S5 and S6 are then toggled together and the
107

Figure 4.7: IGBT voltage source driving experimental waveforms: two level voltage driving
(blue); six level voltage driving (red).
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output voltage is V1+ − V2+ = 17 V. Finally, S5 and S6 are toggled again, and the output
voltage is back to 20 V.
In terms of transient characteristics, by adding an intermediate voltage level of 10 V
during the turn-on transient, the switching speed is eﬀectively slowed down and the turn-on
current spike is greatly reduced. Similarly in the turn-oﬀ transient, as the gate-source voltage
traverses through the plateau, the gate voltage bias is reduced to -3.0 V and then to -8.0 V
instead a constant 0 V. This results in a faster turn-oﬀ transient and faster voltage rise edge.

4.3.2

Variable driving voltage With SiC MOSFET

Typically, the turn-oﬀ transient in SiC MOSFETs can be quick enough that the channel is
pinched oﬀ before the drain-source voltage vds drops to zero [23]. It is sometimes desirable to
speed up the turn-oﬀ transient to reduce the turn-oﬀ loss. SiC MOSFET’s threshold voltage is
typically lower than that of Si IGBT which increases the risk of crosstalk [45]. Because of these
reasons, negative driving voltage is usually applied for SiC MOSFET. As a demonstration of
the programmable driver’s capability to clamp the device at diﬀerent voltages in oﬀ-state, the
900 V 35 A SiC MOSFET C3M0065090J from Wolfspeed is characterized here. The devices
are connected as in Fig. 4.1a. The experimental comparison between 0 V and -3.5 V oﬀ-state
bias using the programmable driver platform is shown in Fig. 4.8.
Compared to 0 V oﬀ-state bias, the most signiﬁcant diﬀerence by using -3.5 V oﬀ-state
bias is the much shorter turn-oﬀ delay time. The dv/dt and di/dt are also slightly higher in
the -3.5 V case.
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Figure 4.8: SiC MOSFET voltage source driving experimental waveforms: 0 V oﬀ-state
voltage (blue); -3.5 V oﬀ-state voltage (red).

110

4.3.3

Impedance driving with SiC MOSFET

The SiC MOSFET is also driven with an impedance to demonstrate the impedance source
driving capability. The experimental conﬁguration is shown in Fig. 4.9. In the two-level
driving case, only the ﬁrst branch is used and V1+ = 15.0 V and R1 = 4.7 Ω. In the impedance
driving case, the second branch is also utilized to create an intermediate voltage level, and
V2+ = 19 V, R2 = 2.2 Ω and C2 = 4.7 µF.
The experimental waveforms are shown in Fig. 4.10 Compared to the simple two-level
voltage source driving, the impedance source driving slows the switching transient down and
results in a lower dv/dt. However, because of the lower initial current spike, the resulting
turn-on energy loss is lower than the faster two-level driving. The turn-on energy loss is
reduced from 27.67 µJ to 26.42 µJ.

4.3.4

Current source turn-off with SiC BJT

Unlike the SiC MOSFET, SiC BJT is a minority carrier device which experiences charge
sweep-out in the turn-oﬀ transient. This results in relatively large turn-oﬀ loss compared to
a SiC MOSFET whose turn-oﬀ loss can be negligible. In this case, it is desirable to speed up
the turn-oﬀ transient to achieve lower turn-oﬀ loss. The device under test here is the 1200 V
45 A SiC BJT GA20SICP12-263 from GeneSiC. The devices are connected as in Fig. 4.1b.
The experimental comparison between simple two level voltage source driving and current
source driving using the programmable driver platform is shown in Fig. 4.11.
The experimental result veriﬁes the current source driving capability of the programmable
driver platform. The current source driving eﬀectively speeds up the turn-oﬀ transient by ﬁrst
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Figure 4.9: SiC MOSFET impedance driving experimental waveforms.

Figure 4.10: SiC MOSFET impedance driving experimental waveforms.
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Figure 4.11: SiC BJT turn-oﬀ transient comparison: voltage source driving (blue); current
source driving (red).
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charging the inductor to around −0.5 A. The precharged inductor current greatly shortens
the plateau region in the vgs from around 100 ns in the voltage source driving case to around
60 ns in the current source driving case. The overall switching transient is reduced from
around 200 ns to around 85 ns. The dv/dt and di/dt is also signiﬁcantly increased which
results in lower switching loss.

4.3.5

Crosstalk mitigation with GaN HFET

For high speed wide-bandgap semiconductors, crosstalk can introduce signiﬁcant extra
power loss during the switching transient [45]. A simple and eﬀective method to mitigate the
crosstalk is applying voltage bias when the device is in oﬀ state. Unlike MOSFET where
there is a parasitic anti-parallel diode, GaN HFETs reverse conduction exhibits much higher
voltage drop and on-state resistance. For GaN HFETs, negative voltage bias means very high
reverse conduction loss due to its unique reverse conduction behavior.
The reverse conduction loss can be particularly detrimental for high frequency applications
such as wireless power transfer. In the case of 6.78 MHz wireless power transfer application,
the very high switching frequency means each switching cycle is only 147 ns. In this case, it is
desirable to minimize the time duration of the negative gate voltage while avoiding crosstalk.
As a demonstration of the ﬁne timing tuning capability of the programmable driver platform,
GaN HFETs GS66508T from GaN Systems are tested here. The devices are connected as
shown in Fig. 4.1a.
The experimental setup is shown in Fig. 4.5. Only S1 , S3 , S4 and S6 are used here. The
combination of S1 and S6 provides the on-state voltage, while the combination of S3 and S6

114

Figure 4.12: Timing diagram with programmable driver platform for GaN HFETs crosstalk
mitigation.

(a)

(b)

Figure 4.13: Programmable driver platform GaN HFET crosstalk mitigation: (a) 0 V; (b)
-1.0 V, t1 = 100 ns, t2 = 100 ns.
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(c)

(d)

Figure 4.13: Programmable driver platform GaN HFET crosstalk mitigation: (c) -3.0 V,
t1 = 50 ns, t2 = 50 ns; (d) -3.0 V, t1 = 16.5 ns, t2 = 50 ns (cont.).
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(e)

(f)

Figure 4.13: Programmable driver platform GaN HFET crosstalk mitigation: (a) 0 V; (b) -1.0
V, t1 = 100 ns, t2 = 100 ns; (c) -3.0 V, t1 = 50 ns, t2 = 50 ns; (d) -3.0 V, t1 = 16.5 ns, t2 =
50 ns; (e) -3.0 V, t1 = 16.5 ns, t2 = 10.0 ns; (f) -3.0 V, t1 = 16.5 ns, t2 = 6.6 ns (cont.).
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provides the zero voltage oﬀ-state bias. By turning on S3 and S4 , the voltage source V1− is
applied across the gate-source terminal which results in a negative voltage bias if V1− > 0.
The voltage source V1+ = 6 V is the turn-on voltage. The voltage source V1− is adjusted to
ﬁne tune the oﬀ-state bias voltage.
The simpliﬁed timing diagram for the high side driving voltage vgH and low side driving
voltage vgL is shown in Fig. 4.12. There are three variables that we would like to optimize
here: (1) negative gate driving voltage −V1− , (2) negative pulse leading time t1 , and (3)
lagging time t2 . Speciﬁcally, the lagging time t2 is of particular interest because this is when
the reverse conduction loss happens.
If the lower device simply uses 0 V gate voltage for turn-oﬀ, the crosstalk is quite signiﬁcant
as shown in Fig. 4.13a. The lower device gate-source voltage vgs reaches nearly 2.0 V as the
upper device turns on. The current spike is also particularly signiﬁcant. When applying a
-1.0 V negative voltage bias as shown in Fig. 4.13b, the crosstalk phenomena get slightly
better but the gate source voltage vgs still crosses over the threshold voltage of 1.1 V. When
further applying a -3.0 V negative voltage bias as shown in Fig. 4.13c, the gate source
voltage vgs is suppressed below 0 V during upper device turn-on and the current spike is
also eﬀectively reduced. The leading and lagging time are then reduced gradually from this
point. In Fig. 4.13d, the leading time t1 is reduced to 16.5 ns without any diﬀerence in the
switching waveforms. In Fig. 4.13e, the lagging time t2 is reduced to 10.0 ns, also without
inducing any crosstalk, although the gate-source voltage vgs marginally crosses over 0 V.
When the lagging time is further reduced to 6.6 ns as shown in Fig. 4.13f, the crosstalk
phenomena came back and the gate-source voltage vgs crosses over the threshold voltage and
the current waveform ids exhibits distortion. In conclusion, in this case, the best combination
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is V1− = 3.0 V, t1 = 16.5 ns, and t2 = 10.0 ns.

4.4

Conclusion and Discussion

The programmable driver platform capable of emulating both voltage source and current
source driving scheme is described. Multi-level and adjustable voltage driving is demonstrated
with Si IGBT and SiC MOSFET. Current source driving is showcased with SiC BJT to
reduce the turn-oﬀ loss. Fine voltage level and switching timing tuning is demonstrated
with GaN HFET crosstalk mitigation. The platform proves to be a useful tool for power
electronics designer to quickly drive diﬀerent switching devices. Given the ﬂexibility of the
programmable driver platform oﬀers, many more driving schemes and optimization could be
performed and evaluated.
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Chapter 5
Switching Transient Current
Measurement with Combinational
Rogowski Coil

5.1

Introduction

Current measurement and monitoring technique is critical for understanding and modeling
switching devices. SiC devices exhibit much faster switching capability and smaller parasitic
capacitances than Si counterparts. Furthermore, recent packaging technique improvements
have enabled smaller and smaller power loop inductance for SiC MOSFET modules [89],
[104]. The switching transient oscillation frequency determined by the parasitic capacitance
and inductance is therefore greatly increased. In order to capture the current waveform
faithfully, the current sensor or probe must possess suﬃciently high measurement bandwidth.
Furthermore, the switching transient behavior of SiC MOSFETs is sensitive to the power loop
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parasitic inductance [21]. However, threading the power loop current through a current sensor
invariably results in a larger power loop area. The resulting extra power loop inductance
must be kept as small as possible.
There are several high-bandwidth current measurement techniques [52]. Resistive current
shunts can achieve very high bandwidth up to several GHz but are limited to non-continuous
pulse operation due to heat dissipation [53], [54]. Current transformers can achieve up to 250
MHz measurement bandwidth but the cross-sectional area is quite large due to the magnetic
material saturation limitation [55]. The resulting extra power loop area when routing the
power loop conductor around the current transformer is therefore also large. Rogowski coils
are another widely used type of current sensor based on the Faraday’s induction law [56]. The
helix coil directly measures the derivative of the current, which is then reconstructed by a
passive or active integrating circuit [57]. The state-of-the-art commercial Rogowski coil has a
small circular cross-sectional area with a diameter of 3.5 mm but the measurement bandwidth
is limited to 50 MHz [58]. A Rogowski coil with up to 225 MHz bandwidth is demonstrated
in [59], but numerical integration with oscilloscope is required and the sensitivity is quite low
due to the low number of turns. Reference [60] proposed an integrated Rogowski coil for a
GaN power stage, but the measurement bandwidth is not explicitly given.
On the other hand, the lesser-used self-integrating Rogowski coils can exhibit linear
instead of diﬀerentiating output with respect to the measured current [105]. Instead of a
single return turn going through the center of the coil, a layer of copper shielding covers the
entire coil from outside, as shown in Fig. 5.1. In this simpliﬁed schematic, the circular helix
winding is wrapped around with insulating and shielding material. The coil is terminated
between one end of the winding and the shielding. The other end of the winding is connected
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Figure 5.1: Simpliﬁed schematic of a shielded Rogowski coil.
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to the shielding. The parasitic capacitance between the coil winding and the shielding can
achieve passive integration in the high frequency range [57], [106], with higher bandwidth
up to hundreds of MHz. However, in the aforementioned literature, the coils are quite large
whose diameters are at least in tens of millimeters. Therefore, they are also not suitable for
SiC MOSFET measurement.
In this paper, a combinational Rogowski coil concept is proposed, which utilizes both
the self-integrating and diﬀerentiating characteristics of a shielded Rogowski coil. The
measurement bandwidth is greatly increased, while the cross-sectional area is kept small to
minimize the extra power loop inductance. The coil is implemented on printed circuit boards
(PCB) and can be easily integrated into the switching power stage. The design methodology
and practical considerations are also provided, including the parasitic element model and error
analysis. Network analyzer measurements verify the measurement bandwidth of experimental
prototypes can be up to 300 MHz. SiC MOSFET module double pulse tests with either
standalone or integrated combinational Rogowski coil power stage further shows the coil can
faithfully capture the switching transient current.

5.2
5.2.1

Combinational Rogowski Coil Concept
Shielded coil characteristics

Assuming the parasitic inductance and capacitance are evenly distributed along the coil,
the equivalent distributed element circuit model for a shielded Rogowski coil is shown in
Fig. 5.2. The turn-to-turn capacitance and AC winding resistance are neglected to simplify
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*

*
*

Figure 5.2: Simpliﬁed distributed element circuit model of a shielded Rogowski coil assuming
all elements are evenly distributed.
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the analysis. The inductance Lp represents the primary side conductor carrying the measured
current. The coil is terminated with a load resistance of Rl . The coil self inductance is
denoted as Ls . The winding to shielding capacitance is denoted as Cg . And the mutual
inductance between the primary side conductor and the coil is denoted as M . The superscript
prime represents the per-unit-length value in Fig. 5.2. The transfer impedance from the input
current I and the output voltage V is given by [105]

Zt =

where Z0 =

q

Ls
Cg

M
1
V
q
,
=
· −1
−1
I
Ls Rl − jZ0 cot (ω Ls Cg )

(5.1)

is the wave impedance of the coil.

A transfer impedance example over the frequency spectrum is shown in Fig. 5.3. The
transfer impedance clearly shows distinctive behaviors in diﬀerent frequency regions. In the
lower frequency spectrum, the coil appears diﬀerentiating. The gain increases at a rate of 20
dB/decade and the phase angle is at 90 . Inspecting (5.1), when
◦

Z0−1

 q



cot ω Ls Cg ≫ Rl−1 ,

the coil output behaves as a typical Rogowski coil,

Zt ≈ jωM.

(5.2)

From 3 MHz to 400 MHz, Fig. 5.3 shows that the coil output becomes linear. From (5.1),
when

Z0−1

 q



cot ω Ls Cg ≪ Rl−1 , the output of the coil will be proportional to the primary

side current and appears linear or self-integrating,

Zt ≈

Rl M
.
Ls
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(5.3)

Figure 5.3: Transfer impedance of combinational Rogowski coil #1.
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Because of the periodic nature of the cot function, the linear response region appears in
many high frequency bands. The ﬁrst frequency band immediately after the diﬀerentiating
region can be used for the current sensing purpose. The primary side current signal starts
being distorted at the ﬁrst oscillation point, and the rest of high frequency spectrum response
cannot be used to reconstruct the current signal. The lower and higher frequencies of the
ﬁrst self-integrating band can be found by equating the previous frequency band conditions,

BWL =
BWH =

arctan ZR0l
q

2π Ls Cg

,

π − arctan ZR0l
q

2π Ls Cg

(5.4)
.

(5.5)

In the example shown in Fig. 5.3, BWL ≈ 3 MHz and BWH ≈ 400 MHz. In fact, typically
the coils are designed so that BWH ≫ BWL and we can leverage the self-integrating region
to extend the bandwidth. Therefore, we have arctan ZR0l ≪ π and the bandwidth expressions
can be further simpliﬁed,

BWL ≈

Rl
,
2πLs
1

.
BWH ≈ q
2 Ls Cg

5.2.2

(5.6)
(5.7)

Combinational Rogowski coil

The combinational Rogowski coil concept here measures the current signal by utilizing
both the diﬀerentiating and self-integrating region. The diﬀerentiating region below BWL is
integrated by an integrator circuit. And the self-integrating region above BWL is directly
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Figure 5.4: Signal processing circuit candidate for the combinational Rogowski coil.
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fed to the output. Corresponding to the coil behavior, the analog signal processing circuit
must exactly match the transition frequency BWL , below which it appears integrating and
above which it appears linear. A possible analog signal processing circuit candidate is shown
in Fig. 5.4. It is trivial to see the transfer function for this simple non-inverting integrator
circuit is
vo
1
=1+
.
vi
sRC

(5.8)

Therefore, to have a ﬂat measured current to output voltage response, we have

BWL =

1
.
2πRC

(5.9)

Because the integrator circuit has unity gain beyond BWL , the overall sensor gain is
clearly determined by the linear gain in the self-integrating region, as given in (5.3). From
(5.3), (5.6) and (5.7), it is trivial to see that the load resistance Rl determines the overall
gain and the lower self-integrating frequency. A smaller load resistance Rl means a lower
gain and a lower transition frequency BWL . The higher bandwidth BWH , however, is only
dependent on the natural oscillation frequency of the Rogowski coil. Therefore, it is beneﬁcial
to minimize the parasitic elements to achieve the highest possible BWH . Note though, the
performance of the analog signal processing circuit in (5.8) is ultimately limited by the
op-amp’s bandwidth. This means the overall higher bandwidth is also limited by the choice
of op-amp.
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(a)

(b)

Figure 5.5: Shielded Rogowski coil design example with 0.4 mm PCB: (a) PCB geometry
and winding layout; (b) PCB layer stackup.
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5.2.3

Coil hardware implementation

As alluded previously, it is beneﬁcial to create a small coil for higher BWH . The
experimental prototypes are therefore built on printed circuit boards (PCB) with down to
3 mil spacing. The coil implementation approach is shown in Fig. 5.5. The coil is built on
a 4-layer PCB. The helix winding is woven in the middle two layers. Blind vias between
these two layers are used to connect the traces. The major and minor radius of the winding
is denoted as R and r, respectively. The winding height hc is determined by the distance
between the middle layers. The top and bottom layer acts as the shielding layers. Full-stack
vias are used to connect the shielding together. The insulation height hs between the winding
and shielding is again determined by the PCB stack up. The load resistance is connected
directly to the winding terminal and the shielding. A SMA connector is then connected in
parallel to feed the signal to the analog signal processing circuit.

5.3
5.3.1

Coil Models and Practical Considerations
Parasitic element model

Because the shielded Rogowski coil’s performance is solely determined by its parasitic
elements, analytical models for these elements can greatly facilitate the coil design optimization.
Given the Rogowski coil shape in Fig. 5.5, the mutual inductance M0 between the primary
side conductor and the coil is given by

M0 =

µ0
R+r
N hc log
,
2π
R−r
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(5.10)

where N is the number of turns, hc is the winding height and the same as the distance
between the PCB inner layers.
The per-unit-length winding-to-shielding capacitance Cg′ can be approximated by the
asymmetrical stripline capacitance [107],

Cg′ =

1.10 × 10−10 ǫr
2(2hs +hc )
ln 0.268w+0.335t

(pF/m),

(5.11)

where w and t are the width and thickness of the PCB winding copper trace, and ǫr is the
relative permittivity of the PCB substrate material.
The parasitic inductance L′s is more convoluted. Reference [105] argues there are two
independent contributions of inductance which are the wire-over-ground-plane inductance L′1
and the helix winding inductance L′2 for circular shielded Rogowski coils. Similarly, the ﬁrst
part can be calculated by [107],
!

1.9(2hs + t)
hs
80
· ln
,
1−
Zs =
ǫr
4(hs + hc )
0.8w + t

(5.12)

L′1 = Cg′ Zs2 .

(5.13)

The second part can be written as

L2 =

R+r
µ0 2
N hc ln
.
2π
R−r

(5.14)

Then the self-inductance L′s can be calculated by L′s = L′1 + L′2 . However, the assumption
that these two inductances are independent and orthogonal may not be true. As the frequency
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increases, the magnetic ﬁeld distribution inside the coil will crowd between the winding and
shielding due to the AC proximity eﬀect. Therefore, the calculated self-inductance L′s may
be overestimating, especially in the high frequencies. This means the linear gain, transition
frequency BWL and higher frequency BWH will all be underestimated.

5.3.2

Mutual inductance error analysis

Given the implementation approach and parasitic element model in the previous section,
it is already possible to formulate an optimization problem on the coil design. However, just
like conventional diﬀerentiating Rogowski coils, the mutual inductance suﬀer from eccentric
and tilting errors because of nonuniform or sparse winding [108].
!

N
cos θ
R+r X
µ0 hc
√
√
ln
M=
.
2
2
2π
R − r i=1 1 − sin θ sin iα · sin2 θ cos2 iα + cos2 θ

!

N
µ0 hc X
R2 + ∆R2 − 2R∆R cos iα + Rr − ∆Rr cos iα
ln
.
M=
2π i=1
R2 + ∆R2 − 2R∆R cos iα − Rr + ∆Rr cos iα

(5.15)

(5.16)

Ideally, the primary side conductor is placed at the center of the Rogowski coil and goes
through it perpendicularly to the coil plane. However, in reality, the primary side conductor
can be tilted and at an angle θ against the normal of the coil plane, as shown in Fig. 5.6.
The actual mutual inductance M can be found by summing the mutual inductance of each
turn, and the expression is given in (5.15), where α =

2π
N

represents the spanning angle of

each turn.
Assuming the major radius R = 7.0 mm, the minor radius r = 0.5 mm, and the coil
height hc = 0.2 mm, numerical calculation gives us the variation of mutual inductance M
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Figure 5.6: Tilted primary side conductor in Rogowski coil.

Figure 5.7: Eccentric primary side conductor in Rogowski coil.
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Figure 5.8: Variation of mutual inductance M when primary side conductor is tilted with
diﬀerent number of turns N .
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Figure 5.9: Variation of mutual inductance M when primary side conductor is eccentric with
diﬀerent number of turns N .
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when the primary side conductor is tilted and sweeping the total number of turns N . The
numerical sweeping result is shown in Fig. 5.8. When the tilting angle θ is small, there is
little diﬀerence between the actual mutual inductance M and the ideal mutual inductance
M0 . However, when the primary side conductor is tilted towards 90◦ , the change in mutual
inductance is particularly signiﬁcant when the number of turns N is small. This means to
achieve a consistent measurement for diﬀerent tilting angle, the winding density should be as
dense as possible.
Another non-ideal condition is when the primary side conductor is eccentric and placed at
a distance of ∆R to the center of the coil, as shown in Fig. 5.7. Likewise, the actual mutual
inductance M is found by summing the mutual inductance of each turn, and the expression
is given in (5.16). Similarly, having the winding as dense as possible clearly results in a more
consistent measurement.
In summary, like a traditional Rogowski coil, the winding density must be suﬃciently dense
to ensure the mutual inductance is consistent no matter where the primary side conductor is
placed. The above analysis provides a design boundary for the number of turns N . In the
given example, N > 45 to ensure the maximum mutual inductance error is less than 5.0%.

5.3.3

High frequency behavior distortion

Note that in Fig. 5.2, it is assumed that each segment of the distributed circuit shares
the same per-unit-length parameters. While this is true for the self-inductance L′s and
winding-to-shielding capacitance Cg′ , the mutual inductance M ′ distribution becomes uneven
when the primary side conductor is not at its ideal location. To illustrate the impact of
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Table 5.1: Combinational Rogowski coil #1 parameters
Parameter
No. of Turns N
Major Radius R
Minor Radius r
Coil Height hc
Shielding Height hs
Copper thickness
Trace width
Load Resistance Rl
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Value
54
7.50 mm
0.50 mm
0.20 mm
0.08 mm
1.0 oz
3.0 mil
0.50 Ω

(a)

(b)

Figure 5.10: Rogowski coil eccentricity high frequency distortion: (a) θ = 0◦ , ∆R = 0; (b)
θ = 180◦ , ∆R = 0.3R.
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(c)

(d)

Figure 5.10: Rogowski coil eccentricity high frequency distortion: (c) θ = 180◦ , ∆R = 0.8R;
(d) θ = 90◦ , ∆R = 0.8R.
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uneven mutual inductance distribution, the primary side conductor is assumed eccentric here.
The mutual inductance of each turn is ﬁrst calculated. The distributed circuit model SPICE
netlist is then automatically generated with a script, where each turn is modeled as a single
segment. The parameters of the coil design used for analysis is shown in Table 5.1.
The variation in transfer impedance with diﬀerent eccentric angle θ and eccentric distance
∆R is shown in Fig. 5.10. In Fig. 5.10a, the primary side conductor is placed perpendicularly
at the center of the coil, the high frequency behavior is exactly the ideal case, as shown in
Fig. 5.3, with higher measurement bandwidth at around 400 MHz. However, as the primary
side conductor moves away from the center, as shown in Fig. 5.10b and Fig. 5.10c, where
∆R = 0.3R and ∆R = 0.8R respectively, the high frequency behavior becomes distorted.
The distortion appears most signiﬁcant when the primary side conductor is placed at θ = 90◦
with respect to the terminal of the coil. As shown in Fig. 5.10d, when ∆R = 0.8R, the
distortion at the ﬁrst resonance is a lot more severe and the usable measurement bandwidth
(±3 dB) is reduced to around 300 MHz.
The analysis here clearly shows the high frequency behavior is also subject to variation
when the primary side conductor is not at its ideal location. This means the actual usable
bandwidth is lower than the designed value, and enough bandwidth margin must be kept to
ensure the ﬁnal bandwidth is suﬃcient. On the other hand, it also suggests that if applicable,
the primary side conductor should be located ideally at the dead center of the coil. It is
later shown that it is trivial to do so when embedding the coil in the switching power stage.
Finally, this also means the coil winding must be evenly distributed, otherwise the unevenly
distributed mutual inductance would distort the high frequency behavior.
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5.4
5.4.1

Coil Designs and Performance Verification
Coil high frequency performance measurement

Two experimental prototypes are built and tested. The ﬁrst prototype coil #1 is shown
in Fig. 5.3 and Table 5.1. The sensitivity or gain is around −53.0 dBΩ or 2.2 mΩ, which is
more suitable for higher current measurement. The second prototype coil #2 is shown in
Fig. 5.11 and Table 5.2. The sensitivity is around −36.3 dBΩ or 15.3 mΩ. Compared to
coil #1, #2 is much smaller with a major radius of only 2.0 mm. The upper measurement
bandwidth according to the model is also a lot higher, beyond 500 MHz. Therefore, #2 is
more suitable to measuring lower current devices.
Both prototypes are show in Fig. 5.12. The coil #2 is very small, with the whole coil
smaller than the SMA connector. The measurement setup is also illustrated with the coil #2.
An SMA cable is striped near its end and the center conductor is bent to create a small loop
and shorted to the external ground shielding. The small loop is wrapped around the coil to
act as the primary side conductor. The shorted cable is connected to the port 1 of a network
analyzer and the coil output is connected to the port 2. The network analyzer used here is
the Keysight E5061B, sweeping from 500 kHz to 500 MHz. The transfer impedance Zt can
be obtained by converting from the S -parameter measurement result,

Zt =

2S12
Zo ,
(1 − S11 )(1 − S22 ) − S12 S21

(5.17)

where Zo = 50 Ω.
The measurement results of both coils are shown in Fig. 5.13. Note that the measurement
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Table 5.2: Combinational Rogowski coil #2 parameters
Parameter
No. of Turns N
Major Radius R
Minor Radius r
Coil Height hc
Shielding Height hs
Copper thickness
Trace width
Load Resistance Rl

Value
20
2.00 mm
0.50 mm
0.80 mm
0.11 mm
1.0 oz
3.0 mil
0.50 Ω

Figure 5.11: Transfer impedance of combinational Rogowski coil #2.
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(a)

(b)

Figure 5.12: Combinational Rogowski coil prototypes: (a) coil #1 built on 0.40 mm PCB;
(b) coil #2 built on 1.20 mm PCB.
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(a)

(b)

Figure 5.13: Combinational Rogowski coil prototypes high frequency network analyzer
measurement result: (a) coil #1; (b) coil #2.
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setup is essentially the worst case for the mutual inductance uneven distribution. The primary
side conductor loop has the strongest possible coupling with the turn it immediately encircled.
As expected, the high frequency distortion is quite signiﬁcant in both coils. Nevertheless,
the usable measurement bandwidth (±3 dB) for coil #1 is around 300 MHz and for coil
#2 is around 382 MHz. The measurement result of coil #1 also appears more noisy. This
is because the gain of the coil is much lower than coil #2. The high frequency response
is not completely ﬂat for both coils, which is probably because of the high frequency AC
resistance impact. Comparing the measurement result to the model prediction in Fig. 5.3
and Fig. 5.11, both the transition frequency BWL and the gain Zt are higher than the model.
Like previously discussed, this is expected since the self-inductance L′s calculation tends to
overestimate its value.

5.4.2

Overall behavior with analog signal processing circuit

The analog signal processing circuit is implemented with LTC6228, which has a rail-to-rail
output. The power supply for the op-amp is ±5.0 V. As an example, the overall performance
of coil #2 is shown with the integrator circuit. The high frequency response is measured in
the same way as with the coil high frequency response. The primary side conductor made
from the SMA cable short loop is connected to port 1. The Rogowski coil is connected
with the integrator input terminal, and the integrator output is directly fed to the port 2 of
network analyzer. The measurement result is shown in Fig. 5.14. The op-amp circuit further
created some high frequency distortion, and its high frequency response is not particularly
ﬂat and the overall measurement bandwidth is reduced to around 300 MHz. Also note that at
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Figure 5.14: Low and high frequency transfer impedance measurement with coil #2 and
signal processing circuit.
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around the transition frequency of around 4 MHz, the gain is not very ﬂat. This is likely due
to the integrator circuit component mismatch. Nevertheless, the concept here is veriﬁed and
the integrator circuit directly outputs the high frequency components of the Rogowski coil.
The lower frequency response between 100 Hz to 500 kHz is measured with the gain/phase
measurement on the Keysight E5061B. The measurement result is also shown in Fig. 5.14. The
sensor exhibits a very ﬂat response from around 400 Hz all the way to 500 kHz. Therefore,
the analog signal processing circuit works as intended, integrating all the low frequency
components. The measurement below 1 kHz is particularly noisy, though, likely because of
the op-amp circuit intrinsic noise.

5.4.3

Double pulse test with standalone coil

The coil #1 is tested in a standalone fashion, and the test setup is with SiC MOSFET
module CAS325M12HM2 which is rated at 1200 V and 400 A. As a comparison between
the commercial current probe TCP0030A (50 A, 120 MHz) and the Rogowski coil, the
measurement setup deliberately created a large loop in the switching power loop, as shown
in Fig. 5.15. The Rogowski coil is hidden under the current probe.
Because of the large power loop and the limited 50 A maximum current capability of
TCP0030A, the double pulse test was performed at relatively low voltage and current. The
waveform comparison is shown in Fig. 5.16. Because of the relatively low current and the low
sensitivity of coil #1, the measurement noise is relatively signiﬁcant in the Rogowski coil.
The turn-on transient comparison between them shows nearly the same measurement result
in the rising edge and the oscillation afterwards. Therefore, it is proved the combinational
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Figure 5.15: Standalone Rogowski coil double pulse test comparison with commercial current
probe.
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Rogowski coil concept works as intended.

5.4.4

Double pulse test with integrated coil

To further demonstrate the capability of integrating the coil into the PCB design, the
coil #2 design is embedded into the switching power stage for SiC MOSFET module
CCB021M12FM3, which is rated at 1200 V and around 50 A. The PCB layout is shown
in Fig. 5.17a. The PCB design uses 6 layers with a total thickness of 2.0 mm. The 3rd
to 6th layers share the same stackup as the coil #2 in Table 5.2. The hardware setup is
shown in Fig. 5.17b. MMCX connectors are used to feed the integrated coil voltage to the
oﬀ-board integrator circuit. The turn-on transient voltage and current waveform is shown in
Fig. 5.18. The current probe is measuring the load current instead. The switching transient
oscillation frequency is around 79 MHz. With the integrated Rogowski coil, the turn-on
transient waveforms are captured faithfully with negligible interference into the power loop.

5.5

Conclusion and Discussion

The combinational Rogowski coil concept is proposed here. The self-integrating characteristics of shielded Rogowski coils can be utilized to extend the overall measurement
bandwidth. The design methodology and practical considerations are provided. The parasitic
element models can facilitate the design, while the error and distortion analysis deﬁne the
design boundary considerations. Experimental prototypes built with PCB demonstrate a
measurement bandwidth of more than 300 MHz. The integrated power stage also shows the
concept shows an noninvasive approach for measuring and monitoring the switching transient
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(a)

(b)

Figure 5.16: Double pulse test waveform comparison between standalone Rogowski coil and
commercial current probe: (a) overall; (b) turn-on transient.
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(a)

(b)

Figure 5.17: Integrated Rogowski coil double pulse test setup with SiC MOSFET module
CCB021M12FM3: (a) PCB layout; (b) hardware setup.
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Figure 5.18: Integrated Rogowski coil turn-on transient voltage and current waveform.
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current of SiC devices. The combinational Rogowski coil here is also a promising technique
to build a standalone current probe for more general-purpose use, given its high bandwidth
and small proﬁle. Future work could involve on further improving both the lower and higher
bandwidth performance. The gain ﬂatness may also be improved. Given the PCB design
here is a closed-loop rigid circle, it may also be interesting to further develop open-ended
ﬂexible coils to improve the ease-of-use.
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Chapter 6
Output Filters Design and Comparison
for SiC-Based Motor Drive

6.1

Introduction

SiC MOSFETs are capable of much higher output voltage slew rate, thanks to its faster
switching speed. However, the high voltage slew rate may damage the motor insulation due
to the wave reﬂection [61]. In the worst case, the reﬂected waves are compounded and the
resulting voltage stress may exceed twice the DC link voltage [81]. The sharp voltage edge
may also make the voltage distribution inside motor windings uneven, resulting in insulation
failure [82]. Furthermore, it has been reported that the fast pulsing capacitive charging and
discharging may degrade the insulation in the long term [109], [110]. Therefore, the high
output voltage slew rate poses a serious threat to the motor’s long term reliability. On the
other hand, in deep sea mining or other industrial applications where long cables are needed,
the requirement for reliability and eﬃciency is dominant [111].
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(a)

(b)

Figure 6.1: Simpliﬁed circuit schematic for sinewave and dv/dt ﬁlter: (a) sinewave ﬁlter; (b)
dv/dt ﬁlter.
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Numerous solutions to these issues have been developed and evaluated over the years.
The simplest solution is putting a line termination network consisting of a simple RC ﬁlter at
the motor terminal to match the cable impedance [62]. While the wave reﬂection problem is
alleviated, the voltage slew rate at the motor terminal is still pretty high and the termination
capacitor may result in excessive power loss. An active terminator using diodes to clamp the
motor terminal voltage is proposed in [63]. Likewise, although the wave reﬂection issue is
gone, the sharp voltage edge is still present at the motor terminal. A more popular solution,
the dv/dt ﬁlter, is shown in Fig. 6.1b and has been widely investigated [64]–[71]. Instead
of the conﬁguration in Fig. 6.1b, [64] integrates the ﬁlter inductor into the converter bus
bar and connection cable. Reference [65] put the branch of ﬁlter capacitor and resistor in
parallel with the ﬁlter inductor to reduce the power loss. Reference [66] introduces diode
clamping circuit to further limit the voltage overshoot. In addition to diode clamping, [67]
put a RC circuit in the diode clamping circuit to help with the EMI. Reference [68] proposes
to connect the middle point of the ﬁlter capacitors back to the middle point of the DC link
to improve EMI. Reference [69] integrates the common mode inductor with the dv/dt ﬁlter.
Reference [71] combines both the common mode inductor and connects the neutral point
back to the middle point of DC link. Reference [70] investigates the eﬀectiveness of using
two dv/dt ﬁlters in series.
On the other hand, another ﬁlter solution, the sinewave ﬁlter shown in Fig. 6.1a, has long
been considered more expensive, costly and lossy [72]. However, with the high switching
frequency capabilities from wide-bandgap devices, they are now being evaluated again.
Reference [73] compares the system eﬃciency of GaN HFET and Si MOSFET motor drive.
Reference [74] demonstrates a sinewave ﬁlter in GaN HFET motor drive while damping the
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sinewave ﬁlter with both analog and digital ﬁlters.
In addition to the passive ﬁlters, active ﬁlters involving the switching control of the
inverter have also been proposed. In [112], [113], an active dv/dt ﬁlter is demonstrated
which controls the charging and discharging time of a LC ﬁlter to shape the output voltage.
However, much more complex gate driving control is required, and the switching frequency is
eﬀectively tripled.
Given SiC MOSFETs’ faster switching speed capability, the design comparison between
sinewave and dv/dt ﬁlter is carried out on the system level. The higher switching frequency
capability should allow a higher corner frequency for sinewave ﬁlter and leads to a better
physical size or loss. With the faster switching speed capabilities of SiC MOSFETs, various
system level parameters’ impact on the comparison are also discussed.

6.2
6.2.1

Filter Design Methodology
System-level requirements

No matter what ﬁlter topology is used, to limit the reduction of maximum amount of
voltage across the motor, the ﬁlter inductance insertion voltage drop should be small. The
percentage voltage drop is,
jω0 Lf,max
≤ εv ,
Zlc + jω0 Lf,max

(6.1)

where ω0 is the system fundamental angular frequency, Zlc is the motor impedance in parallel
with the ﬁlter capacitor branch at nominal condition, and εL is the allowed insertion voltage
loss and here the requirement is assumed to be εv = 0.02. Note that for sinewave ﬁlter, Zlc is
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essentially the load impedance in parallel with the ﬁlter capacitor. For dv/dt ﬁlter, typically
the ﬁlter capacitance is very small and Zlc is dominated by the load impedance and Zlc ≈ Zl .
Because the corner frequency of sinewave ﬁlters is much lower than the switching frequency,
the sinewave ﬁlter capacitor may result in signiﬁcant fundamental frequency capacitive current.
Like the ﬁlter inductor, another requirement may be brought up for the ﬁlter capacitance.
However, the capacitive current results in capacitor conduction loss and potentially higher
switching device conduction loss. Therefore, by optimizing for a lower overall system loss,
the capacitive current or capacitance value will be automatically limited.
For any motor load, the motor current total harmonics distortion (THD) translates into
output torque ripple. Suﬃciently high PWM switching frequency fsw is usually required to
limit the output torque ripple. In other words, there is a lower boundary fsw,min so that

THDi ≤ εT HD ,

(6.2)

where εT HD is the motor current THD requirement and it is assumed here that εT HD = 0.02.
Finally, the output voltage dv/dt requirement is limited by both the cable length and the
motor speciﬁcation. To avoid the wave reﬂection along the cable connection, the cable length
l must meet the quarter-wavelength requirement

l≪

λ
,
4

(6.3)

where the wavelength is determined by the frequency components in the voltage rising and
falling edges. Given the relationship between rise time and its dominant frequency component
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[107], we have
dv
dt

!

≪

c′ Vd
,
1.4l

(6.4)

where c′ is the wave propagation speed in the cable. On the other hand, the motor also
typically has a maximum dv/dt speciﬁcation like in NEMA standard, which can be around
3.0 V/ns to 5.0 V/ns. The overall dv/dt requirement is determined by the more stringent
one of the two.

6.2.2

Sinewave filter design

As shown in Fig. 6.1a, the sinewave ﬁlter involves two design parameters, the ﬁlter
inductance Lf and capacitance Cf . Because it is desired to minimize the ﬁlter size, the
corner frequency for the sinewave ﬁlter has to be as high as possible. On the other hand, the
converter output voltage is in PWM so there is a risk of LC oscillation for the undamped
sinewave ﬁlter. Therefore, the corner frequency is placed much lower than the switching
frequency,
1
1
= fsw .
2πLf Cf
10

(6.5)

In addition to the load current THD requirement, the lower boundary of the switching
frequency fsw is also bounded by
1
≫ f0 ,
2πLf Cf

(6.6)

so the impact on fundamental frequency components is minimal. The upper boundary is
implicitly included in the overall power loss optimization because higher switching frequency
results in higher semiconductor switching loss.
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The corner frequency is not enough to deﬁne both the ﬁlter inductance and capacitance.
Therefore, the ﬁlter inductance Lf is swept from a small value to Lf,max . Each combination
of fsw , Lf and Cf is simulated in MATLAB/Simulink. The simulation result, namely the
converter, ﬁlter and load voltage and current, are then used to perform the ﬁlter physical design
and calculate the system level loss. The ﬁlter physical design mainly involves optimizing the
ﬁlter inductor design, which will be discussed in a later section. The system level power loss
includes the device MOSFET switching loss Pswc , conduction loss Pcnd , capacitor conduction
loss Pcap , inductor copper loss Pcop and magnetic core loss Pcore . The loss calculation methods
will also be discussed later.

6.2.3

Dv/dt filter design

Compared to the sinewave ﬁlter, the dv/dt ﬁlter’s corner frequency is much higher than
the switching frequency. Given the dv/dt ﬁlter in Fig. 6.1b, assuming the cable and motor
load appear as an open circuit during the switching transient, and the source voltage is an
ideal step voltage from 0 to Vd , the output voltage Vo of the dv/dt ﬁlter is given by

R
Vo
−t f
= 1 − e Lf
Vd

where ∆ =

r

Rf2 −

Rf
t∆
t∆
cosh
−
sinh
2Lf
∆
2Lf

!

,

(6.7)

4Lf
.
Cf

The rise time from zero to Vd is given by

tr =

∆
2Lf
· atanh
.
∆
Rf
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(6.8)

r

When the ﬁlter is critically damped Rf = 2

Lf
Cf

and ∆ = 0, the rise time can be found

with L’Hopital’s rule,
tr,c =

q

Lf Cf .

(6.9)

To simplify the analysis, it is assumed that the dv/dt ﬁlter is always in the critically
damped condition. Therefore, given a critically damped ﬁlter and a motor drive with a
output voltage slew rate requirement of dv/dt,

q

Lf Cf =

Vd
.
dv/dt

(6.10)

Similar to the sinewave ﬁlter, the dv/dt ﬁlter inductance is swept from a small value
to the maximum value Lf,max , and physical design for inductor and loss calculation are
performed. Note that, in the dv/dt ﬁlter, the ﬁlter capacitance Cf is charged and discharged
every switching cycle. Instead of capacitor equivalent series resistance loss, the capacitor loss
Pcap for a dv/dt ﬁlter is the loss on the damping resistance Rf . The loss behavior is similar
to charging and discharging the gate capacitance, the capacitor loss Pcap for dv/dt ﬁlters is
given by
Pcap = fsw Cf Vd2 .

(6.11)

Finally, the overall ﬁlter design comparison ﬂowchart is shown in Fig. 6.2. Simulation,
loss calculation and inductor physical design are performed for every combination of sinewave
and dv/dt ﬁlter design. The best case for each ﬁlter topology is selected for comparison.
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Figure 6.2: High-level simpliﬁed sinewave and dv/dt ﬁlter design procedure.
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6.2.4

Loss calculation method

The switching device switching loss is approximated by linear interpolation,

Eon (Vd , IL ) = Eon,0 ·

IL
Vd
·
,
Vd,0 IL,0

Eof f (Vd , IL ) = Eof f,0 ·

(6.12)

Vd
IL
·
,
Vd,0 IL,0

(6.13)

where Eon,0 and Eof f,0 are the device datasheet provided turn-on and turn-oﬀ energy loss,
and Vd,0 and IL,0 is the datasheet DC link voltage and load current testing condition. Note
that typically SiC MOSFETs switching loss has little dependence on junction temperature,
so it is assumed Eon and Eof f are consistent across diﬀerent temperatures. The switching
loss is then given by

Pswc =


X
X
f0 
Eon (Vd , Ion ) +

Iof f

Ion



Eof f (Vd , Iof f )
,

(6.14)

where Ion and Iof f are the list of turn-on and turn-oﬀ instant load current in a fundamental
cycle. In practice, Ion and Iof f are obtained through MATLAB/Simulink simulation.
On the other hand, the conduction loss calculation takes the junction temperature Tj into
consideration. Given the Rds,on = Rds (Tj ) relationship from datasheets, the conduction loss
2
2
Pcnd = Irms
Rds
(Tj ) is calculated by iteratively and numerically solving





(Rjc + Rca ) Pcnd (Tj ) + Pswc = Tj − Ta ,

(6.15)

where Rjc and Rja are the junction-to-case and junction-to-ambient thermal resistances, Ta
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is the ambient temperature is assumed to be 50◦ C.
The inductor copper loss is simply assumed to the DC resistance condution loss,

2
Pcop = Rwinding Iind
.

(6.16)

As for the inductor core loss, it is calculated by separating and major and minor loops as
in the IGSE method [114],

Pmag = Vc f0

Z 1/f0
0

dB
ki
dt

α

(∆B)β−α dt,

(6.17)

where Vc is the volume of the magnetic core.

6.2.5

Toroidal powder core inductor design

The ﬁlter inductor typically takes up a major part in the system weight. The inductor
copper and core loss also greatly depends on the magnetic core material and geometry. In
order to have an apple-to-apple comparison, instead of restricting the cores to commercially
available ones, it is assumed here that the core geometrical dimensions are free variables.
In other words, we have the freedom to select the optimal core shape and achieve an ideal
inductor design. Given a toroidal shape with a rectangular cross section, there are three
geometrical variables, namely the inner diameter Di , outer diameter Do and height H, as
shown in Fig. 6.3. As for the inductor winding, the design choices include the winding wire
gauge or cross-sectional area Aw and the number of turns Nt . In some cases, it is preferable to
connect multiple inductors in series to achieve higher inductance. So another design variable
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is the number cores Nc .
The optimization goal may be to minimize the weight of the inductor, which can be
written as
m = Nc






π  2
H Do − Di2 ρc + (2H + Do − Di )Nt Aw ρw ,
4

(6.18)

where ρc and ρw are the density of the core and wire, respectively. If the goal is to minimize
the enclosure volume of the inductor, the objective function is





V = Nc H π (0.5Do + Dw )2 ,

(6.19)

where Dw is the diameter of the winding wire.
As for the design constraints, the winding must ﬁt into the center window of the toroid,

π 2
D ≥ kf Nt Aw ,
4 i

(6.20)

where kf is the ﬁlling factor. Another constraint is the inductance L must be within design
tolerance,
Lr =


2µr µ0 Nc Nt2 Ac 
∈ (1 − εl )L0 , (1 + εl )L0 ,
π(Do + Di )

(6.21)

where µr is the relative permeability at DC, ε is the design tolerance and here εl = 0.02.
Another consideration in inductor design is the core saturation. Given a tolerance of
inductance change at maximum current to be ǫs , another constraint is

1
µs
≥ 1 − εs ,
=
µr
a + b(Nt Imax )c
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(6.22)

Figure 6.3: Toroidal powder core geometrical shape and relevant design parameters.
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where a, b, c are the permeability coeﬃcient when under load and usually provided by
manufacturers, Imax is the inductor maximum current and is obtained through simulation.
The saturation tolerance here εs = 0.05.
Finally, the winding wire gauge is limited by the maximum current density [115],

Irms
≤ Jm ,
Aw

(6.23)

where Jm is the maximum current density and Irms is the root-mean-square (rms) value of
the inductor current. For open windings, the maximum current density is assumed to be 6.0
A/mm2 .
The optimization problem here is a mixed-integer nonlinear programming problem and can
be attempted with commercial software like MATLAB. As an interesting example, assuming
Irms = 20 A, Imax = 30 A, the optimization problem is solved for desired inductance between
10 µH to 600 µH. The core material is assumed to be FluxScan 60µ from Micrometals. The
design objective is to minimize the inductor weight. The toroidal powder core inductor design
results are shown in Fig. 6.4. Interestingly, the optimal weight increases almost linearly with
the desired inductance. It is also shown that it is better to go for two inductors in series for
larger inductances L > 420 µH.

6.3

Filter Comparison and Switching Frequency Impact

The nominal condition load parameters are listed in Table 6.1. Simple LR loads are
used to represent the motor load impedance in rated condition. The load power factor is
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Figure 6.4: Toroidal inductor design optimization example.

169

assumed to be 0.83, which is typical for induction machines. The DC link voltage is at 650
V and the load RMS current is around 15 A. The ambient temperature Ta is assumed to
be 50◦ C. The SiC MOSFET C2M0080120D from Wolfspeed is used here. Three cases with
diﬀerent fundamental frequency are compared here. Because higher fundamental frequency
mandates higher switching frequency given the same current THD requirement, we can study
the impact of switching frequency. The motor load dv/dt requirement is assumed to be 2.5
V/ns to leave suﬃcient margin.

6.3.1

Dv/dt filter design sweep

The dv/dt ﬁlter design results for the three diﬀerent cases are shown in Fig. 6.5. Because the
overall system loss is of interest, the per phase loss breakdown for each ﬁlter inductance sweep is
shown. Looking at each case itself, the MOSFET conduction loss Pcnd and switching loss Pswc
remain nearly constant for all cases. Because the dv/dt ﬁlter only target switching transient
frequency components, the current ﬂowing through each MOSFET remains unchanged. It is
also evident that the inductor copper loss Pcop increases with larger inductance value. This is
expected because larger inductance means more number of turns and larger magnetic core.
The inductor core loss Pcore stays negligible for all scenarios, as the load current THD or ripple
is small and the powder core material is relatively eﬃcient. However, comparing Fig. 6.5a
and Fig. 6.5c, the capacitor charging and discharging loss Pcap is clearly more pronounced
when the fundamental or switching frequency is higher, which is not a surprise because
Pcap is proportional to the switching frequency fsw . The capacitor loss Pcap starts becoming
dominant in higher frequency applications, which may require extra heat dissipation. This
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Table 6.1: Nominal condition load parameters and system-level requirements
Parameter
Power factor
Nominal voltage (V)
Nominal current (A)
Load resistance (Ω)
Fundamental frequency (Hz)
Load inductance (mH)
Minimum switching frequency (kHz)
Voltage loss εv
Load current THD εi
Motor maximum dv/dt (V/ns)
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Value
0.83
395
15.2
12.5
100 300 600
13.2 4.4 2.2
4.6 13.8 27.5
0.02
0.02
2.5

suggests dv/dt ﬁlters are suitable for high frequency applications.
It should also be noted that for Fig. 6.5b and Fig. 6.5c, the overall loss exhibits a somewhat
“saturated” behavior. In Fig. 6.5c, for example, when the ﬁlter inductance increases from
60.6 µH to 79.4 µH, the per-phase power loss only decreases from 40.3 W to 37.6 W. On the
other hand, each ﬁlter inductor’s weight increases from 109 g to 136 g. Therefore, in these
cases, it might be beneﬁcial to sacriﬁce the power loss a little bit and to gain some advantage
in ﬁlter weight.

6.3.2

Sinewave filter design sweep

The sinewave ﬁlter design results are shown in Fig. 6.6. The larger ﬁlter capacitors are
usually ﬁlm capacitors, and it is assumed that the equivalent series resistance (ESR) is 3 mΩ.
In some of the results, especially when the ﬁlter inductance is small, the loss axis may appear
very short and shows up a ﬂat square. This is because the capacitive current draw from
the ﬁlter capacitor is too large, and the junction temperature of the SiC MOSFET exceed
its maximum rating. These results should be neglected. Comparing across the diﬀerent
fundamental and switching frequencies, we can also observe a similar “saturation” behavior.
Sometimes further increasing the ﬁlter inductance does not change the overall per-phase loss
anymore. As the switching frequency increases, smaller ﬁlter inductance and capacitance can
be utilized, but comes with the sacriﬁce of higher switching loss. Comparing with the dv/dt
ﬁlter design result in Fig. 6.5, the ﬁlter inductor shows higher core loss, as the ﬁlter capacitor
current results in much higher current ripple in the ﬁlter inductor.
In Fig. 6.6a, we can already see the beneﬁts of the sinewave ﬁlter. With fsw = 31.5 kHz,
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(a)

(b)

Figure 6.5: Filter design per phase loss breakdown for dv/dt ﬁlter: (a) f0 = 100 Hz; (b)
f0 = 300 Hz; (c) f0 = 600 Hz.
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(c)

Figure 6.5: Filter design per phase loss breakdown for dv/dt ﬁlter: (a) f0 = 100 Hz; (b)
f0 = 300 Hz; (c) f0 = 600 Hz.
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Lf = 337.3 µH and Cf = 9.34 µF, the per-phase power loss is only 23.6 W. In Fig. 6.5a,
the best case with dv/dt ﬁlter at f0 = 100 Hz, where Lf = 92.7 µH and Cf = 0.73 nF,
results in a per-phase power loss of 26.9 W, around 14% higher than the sinewave ﬁlter.
However, the optimal dv/dt ﬁlter design results in a much smaller ﬁlter inductance value and
lighter inductor. The sinewave inductor weighs 363 g while the dv/dt inductor weighs 167 g.
As the fundamental frequency f0 increases, the sinewave ﬁlter starts to become even more
advantageous. With f0 = 600 Hz, the optimal sinewave ﬁlter is achieved at fsw = 84 kHz,
Lf = 42.5 µH, and Cf = 10 µF. The per-phase loss is 27 W. However, with dv/dt ﬁlter at
f0 = 600 Hz, the optimal case has a ﬁlter inductance of 79.4 µH and a ﬁlter capacitance of
0.98 nF. The resulting per-phase loss is 37.6 W. The dv/dt ﬁlter inductor weighs 136 g while
the sinewave ﬁlter only weighs 105 g.
In conclusion, the sinewave ﬁlter may be more attractive for SiC MOSFET inverters,
especially if the switching frequency is high. Thanks to the lower switching loss of SiC
MOSFETs, the switching frequency could be deliberately increased to allow smaller ﬁlter
inductance and capacitance, while the switching loss takes a minimal impact.

6.4

Experimental Verification

To illustrate and verify the potential beneﬁts of sinewave ﬁlters over dv/dt ﬁlters, the
experimental converter and load setup is established and shown in Fig. 6.7. The experimental
load is the same as the 600 Hz case in Table 6.1, where Rl = 12.5 Ω and Ll = 2.2 mH.
The interconnecting cable between the load and the inverter is around 15 ft. The higher
fundamental frequency is shown to favor sinewave ﬁlter in the previous section. The pulse

175

(a)

(b)

Figure 6.6: Filter design per-phase loss breakdown for sinewave ﬁlter: (a) f0 = 100Hz; (b)
f0 = 300Hz; (c) f0 = 600Hz.
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(c)

Figure 6.6: Filter design per-phase loss breakdown for sinewave ﬁlter: (a) f0 = 100Hz; (b)
f0 = 300Hz; (c) f0 = 600Hz.
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wave modulation (PWM) strategy here is the simple sinusoidal PWM. The load current is in
open-loop and is guaranteed the same through carefully adjusting the modulation index so
the load current is the same on the oscilloscope.
The ﬁlter choices are listed in Table 6.2, which corresponds to the cases close to the
optimal ones in Fig. 6.5c and Fig. 6.6c. The ﬁlter inductors are wound on the same powder
core FS-300060 from Micrometals, which is the closest available core geometry suitable for
the desired inductance. The inductors are shown in Fig. 6.8. The winding is made from
two AWG#16 wires in parallel. The dv/dt ﬁlter inductor requires more windings. Also note
that because it is not practically possible to achieve the optimal inductor design due to the
available core geometries, the resulting inductor weight and overall system-level power loss
would be diﬀerent. But still, we can see that the sinewave ﬁlter inductor takes less number of
turns.
The comparison between the inverter output voltage and the load phase-to-neutral voltage
is shown in Fig. 6.9. The inverter output voltage is measured between the phase A output to
the inverter ground. The load voltage with or without dv/dt ﬁlter is measured between at
the A phase input and the load neutral point. The SiC MOSFET’s very sharp rise edge is
greatly slowed down after the dv/dt ﬁlter, around 2.0 V/ns and below 2.5 V/ns. Without
the dv/dt ﬁlter, the load sees very high voltage overshoot, nearly twice the DC link voltage.
Note that the load voltage measurements show signiﬁcant oscillation, which is likely due to
the measurement setup where the load neutral point is very far away from the diﬀerential
probe. In the ﬁlter inductor current waveforms also shown in Fig. 6.9, the current is nearly
pure sinusoidal with little harmonics as expected.
As a comparison, the line-to-line voltage waveforms of the inverter output and the load
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(a)

(b)

Figure 6.7: Filter loss comparison experimental (a) converter and (b) load setup.
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Table 6.2: Filter comparison experimental setup
Core
No. of turns
Filter inductance (µH)
Filter capacitance (nF)
Filter resistance (Ω)
Switching frequency (kHz)

Sinewave Dv/dt
FS-300060
25
34
42.5
78.6
10,000
1.0
600
84.0
27.5

Figure 6.8: Sinewave (left) and dv/dt (right) ﬁlter inductors comparison.
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side are shown in Fig. 6.10. The line-to-line voltage of the inverter has very sharp rise and fall
edge, just like the phase voltage. However, after the sinewave ﬁlter, the load voltage is nearly
completely sinusoidal, which means the load current will also be nearly sinusoidal. In the
inverter output current waveforms, on the other hand, there is a lot more harmonics content
due to the ﬁlter capacitor. Although the RMS value of the phase current is almost the same
as in dv/dt ﬁlter, the higher harmonics and resulting higher peak current means the SiC
MOSFET sees a higher load current during the switching transient, which may negatively
impact the switching transient voltage overshoot across the MOSFETs.
The inverter input and output power ﬁgures are listed in Table 6.3. Compared to the
optimal design results in Fig. 6.5c and Fig. 6.6c, the power loss is a bit higher, which is likely
due to the non-optimal inductor design. Still, the dv/dt ﬁlter shows nearly 25.8% higher
loss than the sinewave ﬁlter, proving that sinewave ﬁlters are more advantageous for higher
frequency applications. The actual per-phase loss is also compared against the previous
model. The prediction for the dv/dt ﬁlter is very close to the actual loss, with a diﬀerence of
only 2.2%. The small diﬀerence could be due to the diﬀerence in the thermal model between
experimental setup and the model. For the sinewave ﬁlter, the diﬀerence is slightly larger at
7.5%. The reason could be the higher harmonics current in the sinewave ﬁlter results in AC
copper loss, which is not included in the previous loss model.

6.5

Conclusion and Discussion

The high output voltage slew rate of PWM voltage source inverters can be detrimental to
the load. The popular choices of dv/dt ﬁlter and sinewave ﬁlter are compared on the overall
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Figure 6.9: Dv/dt ﬁlter experimental waveforms.

Figure 6.10: Sinewave ﬁlter experimental waveforms.
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Table 6.3: Filter system level loss comparison
Input (kW)
Output (kW)
Total loss (W)
Actual per-phase loss (W)
Predicted per-phase loss (W)
Eﬃciency (%)
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Sinewave
9.94
9.82
120.0
40.0
37.0
98.79

Dv/dt
9.97
9.82
150.9
50.3
49.2
98.50

system level loss basis. It is shown that given the higher switching frequency capabilities of SiC
MOSFETs, the sinewave ﬁlters are especially beneﬁcial for scenarios where the fundamental
frequency is high. Not only the overall system level loss is lower, the ﬁlter inductor can also
be signiﬁcantly smaller.
This work can be further extended by looking at other system parameters like the load
power factor, DC link voltage and load current. Non-nominal conditions like light load or
startup process can also be interesting to look into. The higher current ripple in the sinewave
ﬁlter inductor can also mean higher peak switching transient current. The impact on the
noise spectrum and overvoltage stress can also be part of the future work.

184

Chapter 7
Conclusion and Potential Future Work

7.1

Summary

Various issues related to the fast switching speed of power semiconductors are treated
in this dissertation. Key results and contributions in the previous chapters are summarized
below.
1. The unique properties of switching transient overvoltages are discussed in Chapter 2.
The turn-oﬀ overvoltage exhibits strong nonlinearity with the faster switching SiC
MOSFET, while the turn-on overvoltage shows little dependence of load current condition. Numerical modeling approach with neural net is also presented, and it is shown
that the switching transient overvoltage can be accurately predicted to guide the device
selection.
2. As the switching speed increases, the parasitic elements’ impact become more pronounced. A new abnormal oscillation pattern, “self-turn-on” is reported with a trench
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MOSFET. The common source inductance and the unconventional nonlinear parasitic
capacitance force the MOSFET channel to turn on again during the turn-oﬀ transient, resulting in signiﬁcant voltage and current spikes and potentially loss of control.
The ﬁndings could help with the semiconductor device and packaging design. The
large-signal models also contribute the understanding of switching transient stability.
3. Gate drivers are the key component regulating the switching transient behavior. With
the advent of wide-bandgap semiconductors, a wide range of switching devices have
been available. A programmable gate driver platform is proposed to meet the need for
fast and easy semiconductor device driving with diﬀerent schemes. The platform can
greatly facilitate the evaluation of devices and optimization of gate driving schemes.
4. The faster switching speed also presents challenges for device switching transient
measurement and monitoring. The combinational Rogowski coil concept is proposed
to achieve both high-bandwidth and small electrical footprint. Design methodologies
and practical considerations are presented. Experimental prototypes proved that the
concept can achieve up to 300 MHz bandwidth while introducing little interference to
the power loop. The concept here is an enabling technology for switching transient
measurement, and can be instrumental for semiconductor protection and monitoring
purpose.
5. The high output voltage slew rate may negatively impact the motor load insulation,
especially when connected with a long cable. Leveraging the faster switching frequency
and lower switching loss capability of SiC MOSFETs, it is shown that sinewave ﬁlters
can be both more eﬃcient and more compact than dv/dt ﬁlters, especially in high
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frequency applications. The optimization methodology and ﬁlter comparison result
here can help guide future output ﬁlter design and selection for motor drive application.

7.2

Potential Future Work

While the contributions answer the corresponding issues, several interesting topics and
potential future work are pointed out here.
1. The required information and parameters for switching transient modeling purpose can
not be obtained solely from the datasheets. The numerical modeling approach can be
greatly enhanced with a more streamlined and standardized procedure.
2. The gain ﬂatness of the combinational Rogowski coil is immediately determined by
the hand-oﬀ region between the integrator and the self-integrating Rogowski coil. A
better tuning approach can help achieve better gain ﬂatness. The lower measurement
bandwidth is also relatively high. DC current sensors could be potentially integrated
into the combinational Rogowski coil to achieve even better functionality and adapt to
wider application scenarios.
3. The comparison between the sinewave and dv/dt ﬁlters is performed with a LR load
due to the motor load availability. The design comparison could further consider nonnominal conditions, such as startup or light load. Besides the fundamental frequency,
other system parameters, including power factor, DC link voltage and converter voltage
levels, may also impact the comparison result.
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